Re: Arm registers

Path	csiph.com!goblin3!goblin.stu.neva.ru!panix!not-for-mail
From	Hul Tytus <ht@panix.com>
Newsgroups	comp.arch.embedded
Subject	Re: Arm registers
Date	Mon, 19 Apr 2021 21:22:24 +0000 (UTC)
Organization	PANIX Public Access Internet and UNIX, NYC
Lines	26
Message-ID	<s5ksaf$ccv$1@reader1.panix.com> (permalink)
References	<s5cok2$cfj$1@reader1.panix.com> <XjmeI.33520$nn2.9399@fx48.iad> <s5d259$fqt$1@reader1.panix.com> <1hpeI.35442$nn2.7997@fx48.iad> <s5evmv$5rs$1@reader1.panix.com> <V5y3iThy@news.chiark.greenend.org.uk> <s5hdru$q5c$1@reader1.panix.com> <S5yXqXhy@news.chiark.greenend.org.uk>
NNTP-Posting-Host	panix2.panix.com
X-Trace	reader1.panix.com 1618867344 12703 166.84.1.2 (19 Apr 2021 21:22:24 GMT)
X-Complaints-To	abuse@panix.com
NNTP-Posting-Date	Mon, 19 Apr 2021 21:22:24 +0000 (UTC)
Xref	csiph.com comp.arch.embedded:30525

Show key headers only | View raw

Thanks Theo. I will get the version 8 manual. Is the title for that "Armv8-m
Archetecture Reference Manual"? From what you've said, I was probably looking
at the v8-A manual.

Hul

Theo <theom+news@chiark.greenend.org.uk> wrote:
> Hul Tytus <ht@panix.com> wrote:
> > I'm aiming at the 32 bit devices and looking at the v7 text.

> ARMv8-M devices /are/ 32 bit.

> ARMv8-A brought in the 64 bit instruction set (AArch64) for Application
> cores.  The classic 32 bit instruction set (AArch32) remains optional for
> Application cores.  v8-A (and v9-A) describe the Application class
> architecture.

> ARMv8-M describes the Microcontroller class architecture and it's all 32
> bit.  For example v8-M brought in TrustZone instructions which weren't in
> ARMv7-M.

> You should check which core(s) you plan to use and what architecture they
> are.  For example the Cortex M55 follows ARMv8.1-M while the Cortex M7
> follows ARMv7E-M.

> Theo

Thread

Arm registers Hul Tytus <ht@panix.com> - 2021-04-16 19:30 +0000
  Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-16 16:20 -0400
    Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-16 22:12 +0000
      Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-16 19:41 -0400
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 15:43 +0000
          Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-17 21:45 +0100
            Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 13:57 +0000
              Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-18 16:31 +0100
                Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-19 21:22 +0000
  Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-17 12:43 +0200
    Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 15:53 +0000
      Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-17 18:50 +0200
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:30 +0000
          Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-18 15:02 +0200
      Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-17 13:16 -0400
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:23 +0000
        Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-17 21:42 +0100
      Re: Arm registers Tauno Voipio <tauno.voipio@notused.fi.invalid> - 2021-04-17 21:09 +0300
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:38 +0000
          Re: Arm registers Tauno Voipio <tauno.voipio@notused.fi.invalid> - 2021-04-18 11:44 +0300
            Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 14:07 +0000
          Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-18 15:10 +0200
      Re: Arm registers antispam@math.uni.wroc.pl - 2021-04-17 21:05 +0000
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 14:00 +0000

csiph-web