Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > comp.arch.embedded > #30473
| From | Hul Tytus <ht@panix.com> |
|---|---|
| Newsgroups | comp.arch.embedded |
| Subject | Re: Arm registers |
| Date | 2021-04-17 19:23 +0000 |
| Organization | PANIX Public Access Internet and UNIX, NYC |
| Message-ID | <s5fcjv$8qr$1@reader1.panix.com> (permalink) |
| References | <s5cok2$cfj$1@reader1.panix.com> <s5ee5e$9u8$1@dont-email.me> <s5f09r$5rs$2@reader1.panix.com> <BJEeI.21060$lyv9.6815@fx35.iad> |
Yes, I've noticed a slight difficulty so far. Once again, I do appreciate you aid along those lines. Hul Richard Damon <Richard@damon-family.org> wrote: > The ARM Architecture Reference Manuela give the detailed encoding of > every instruction. You may need to look at the documentation for a given > processor class to see which instructions are legal for that given > processor, as that varies by machine class/sub-class. > It will be a bit of work to assemble the info, a lot of 'paper' to wade > through. > On 4/17/21 11:53 AM, Hul Tytus wrote: > > David - I'm in the process of putting together an assembler for the Arm > > 32 bit processors. There is no all-knowing compiler envolved so I need > > to know what machine codes are valid for a given processor. Any suggestions > > on where that information can be found? > > > > Hul > >
Back to comp.arch.embedded | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
Arm registers Hul Tytus <ht@panix.com> - 2021-04-16 19:30 +0000
Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-16 16:20 -0400
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-16 22:12 +0000
Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-16 19:41 -0400
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 15:43 +0000
Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-17 21:45 +0100
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 13:57 +0000
Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-18 16:31 +0100
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-19 21:22 +0000
Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-17 12:43 +0200
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 15:53 +0000
Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-17 18:50 +0200
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:30 +0000
Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-18 15:02 +0200
Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-17 13:16 -0400
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:23 +0000
Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-17 21:42 +0100
Re: Arm registers Tauno Voipio <tauno.voipio@notused.fi.invalid> - 2021-04-17 21:09 +0300
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:38 +0000
Re: Arm registers Tauno Voipio <tauno.voipio@notused.fi.invalid> - 2021-04-18 11:44 +0300
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 14:07 +0000
Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-18 15:10 +0200
Re: Arm registers antispam@math.uni.wroc.pl - 2021-04-17 21:05 +0000
Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 14:00 +0000
csiph-web