Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > comp.arch.embedded > #30464

Re: Arm registers

From Hul Tytus <ht@panix.com>
Newsgroups comp.arch.embedded
Subject Re: Arm registers
Date 2021-04-17 15:43 +0000
Organization PANIX Public Access Internet and UNIX, NYC
Message-ID <s5evmv$5rs$1@reader1.panix.com> (permalink)
References <s5cok2$cfj$1@reader1.panix.com> <XjmeI.33520$nn2.9399@fx48.iad> <s5d259$fqt$1@reader1.panix.com> <1hpeI.35442$nn2.7997@fx48.iad>

Show all headers | View raw

Thanks again Richard. I will assume that the "Arm v7-m Architecture Reference
Manual" is most current. The only similiarly titled text on Arm's web site
was for a 64 bit version. 

Hul

Richard Damon <Richard@damon-family.org> wrote:
> I was looking in the Arm??v7-M Architecture Reference Manual manual.

> One thing to note, there are multiple 'Cortex' lines, the Cortex-A, the
> Cortex-R, and the Cortex-M

> Which one you are looking at will change the -M in the manual name.

> Arm v7 updated the Thumb instruction set from the Thumb-1 set which was
> 16 bits only, to include the Thumb-2 instructions (using unused codes in
> the Thumb-1 set).



> On 4/16/21 6:12 PM, Hul Tytus wrote:
> > Richard - you've verified that the v7-m processors use both the 16 bit
> > and the 32 bit instructions and for that I thank you. I'm guessing now 
> > the Cortex processors, not the v7-m types, are what I should be looking
> > at. Do you know the title of Arm's Architectural Reference Manual for the
> > Cortex versions?
> > 
> > Hul
> >

Back to comp.arch.embedded | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

Arm registers Hul Tytus <ht@panix.com> - 2021-04-16 19:30 +0000
  Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-16 16:20 -0400
    Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-16 22:12 +0000
      Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-16 19:41 -0400
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 15:43 +0000
          Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-17 21:45 +0100
            Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 13:57 +0000
              Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-18 16:31 +0100
                Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-19 21:22 +0000
  Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-17 12:43 +0200
    Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 15:53 +0000
      Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-17 18:50 +0200
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:30 +0000
          Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-18 15:02 +0200
      Re: Arm registers Richard Damon <Richard@Damon-Family.org> - 2021-04-17 13:16 -0400
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:23 +0000
        Re: Arm registers Theo <theom+news@chiark.greenend.org.uk> - 2021-04-17 21:42 +0100
      Re: Arm registers Tauno Voipio <tauno.voipio@notused.fi.invalid> - 2021-04-17 21:09 +0300
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-17 19:38 +0000
          Re: Arm registers Tauno Voipio <tauno.voipio@notused.fi.invalid> - 2021-04-18 11:44 +0300
            Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 14:07 +0000
          Re: Arm registers David Brown <david.brown@hesbynett.no> - 2021-04-18 15:10 +0200
      Re: Arm registers antispam@math.uni.wroc.pl - 2021-04-17 21:05 +0000
        Re: Arm registers Hul Tytus <ht@panix.com> - 2021-04-18 14:00 +0000

csiph-web