Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1384959
| From | Penny Chiu <pchiu@nvidia.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 07/11] cpufreq: tegra124: Add Tegra210 support |
| Date | 2016-04-22 12:40 +0200 |
| Message-ID | <rqGFd-vG-39@gated-at.bofh.it> (permalink) |
| References | <rqGFb-vG-1@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Add tegra210 support in tegra124 cpufreq driver.
Signed-off-by: Penny Chiu <pchiu@nvidia.com>
---
drivers/cpufreq/tegra124-cpufreq.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/cpufreq/tegra124-cpufreq.c b/drivers/cpufreq/tegra124-cpufreq.c
index 20bcceb..c891e6e 100644
--- a/drivers/cpufreq/tegra124-cpufreq.c
+++ b/drivers/cpufreq/tegra124-cpufreq.c
@@ -188,7 +188,8 @@ static int __init tegra_cpufreq_init(void)
int ret;
struct platform_device *pdev;
- if (!of_machine_is_compatible("nvidia,tegra124"))
+ if (!of_machine_is_compatible("nvidia,tegra124") &&
+ !of_machine_is_compatible("nvidia,tegra210"))
return -ENODEV;
/*
--
2.8.1
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 00/11] arm64: tegra: Add Tegra DFLL for Tegra210 Jetson TX1 Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
[PATCH 09/11] arm64: tegra: Add DFLL clock node on Jetson TX1 Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
Re: [PATCH 09/11] arm64: tegra: Add DFLL clock node on Jetson TX1 Thierry Reding <thierry.reding@gmail.com> - 2016-04-22 15:30 +0200
[PATCH 08/11] arm64: tegra: Add PWM regulator for CPU rail on Jetson TX1 Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
[PATCH 11/11] arm64: config: Enable CPUFreq-DT, Tegra DFLL PWM, and PWM regulator Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
[PATCH 10/11] arm64: tegra: Add clock properties on cpu0 for Tegra210 Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
Re: [PATCH 10/11] arm64: tegra: Add clock properties on cpu0 for Tegra210 Jon Hunter <jonathanh@nvidia.com> - 2016-04-22 13:50 +0200
Re: [PATCH 10/11] arm64: tegra: Add clock properties on cpu0 for Tegra210 Thierry Reding <thierry.reding@gmail.com> - 2016-04-22 15:30 +0200
Re: [PATCH 10/11] arm64: tegra: Add clock properties on cpu0 for Tegra210 Jon Hunter <jonathanh@nvidia.com> - 2016-04-22 15:40 +0200
[PATCH 06/11] clk: tegra: dfll: Add PWM inferface Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
[PATCH 02/11] clk: tegra: dfll: Move SoC specific data into of_device_id Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
Re: [PATCH 02/11] clk: tegra: dfll: Move SoC specific data into of_device_id Thierry Reding <thierry.reding@gmail.com> - 2016-04-22 15:10 +0200
[PATCH 03/11] clk: tegra: Add DFLL DVCO reset control for Tegra210 Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
Re: [PATCH 03/11] clk: tegra: Add DFLL DVCO reset control for Tegra210 Thierry Reding <thierry.reding@gmail.com> - 2016-04-22 15:20 +0200
[PATCH 01/11] clk: tegra: dfll: Fix voltage comparison Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
[PATCH 05/11] pwm: tegra-dfll: Add driver for Tegra DFLL PWM controller Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
Re: [PATCH 05/11] pwm: tegra-dfll: Add driver for Tegra DFLL PWM controller Thierry Reding <thierry.reding@gmail.com> - 2016-04-22 15:00 +0200
[PATCH 04/11] clk: tegra: Add Tegra210 support in DFLL driver Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
Re: [PATCH 04/11] clk: tegra: Add Tegra210 support in DFLL driver Thierry Reding <thierry.reding@gmail.com> - 2016-04-22 15:20 +0200
[PATCH 07/11] cpufreq: tegra124: Add Tegra210 support Penny Chiu <pchiu@nvidia.com> - 2016-04-22 12:40 +0200
Re: [PATCH 07/11] cpufreq: tegra124: Add Tegra210 support Viresh Kumar <viresh.kumar@linaro.org> - 2016-04-22 13:10 +0200
csiph-web