Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1432702

Re: [PATCH] ARM: sti: Implement dummy L2 cache's write_sec

From Russell King - ARM Linux <linux@armlinux.org.uk>
Newsgroups linux.kernel
Subject Re: [PATCH] ARM: sti: Implement dummy L2 cache's write_sec
Date 2016-06-28 11:50 +0200
Message-ID <rOXOy-593-31@gated-at.bofh.it> (permalink)
References <rOXOy-593-29@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On Tue, Jun 28, 2016 at 11:40:37AM +0200, patrice.chotard@st.com wrote:
> From: Patrice Chotard <patrice.chotard@st.com>
> 
> This patch implements the write_sec callback that handle PL310
> secure registers writes.
> This callback is just a stub for now, to avoid system crash.
> Later, it could handle SMC calls so that TZ handles the needed writes.

Is there much point having the L2 cache DT node enabled if you have
no support for the writes, which are required for the hardware to be
enabled?

-- 
RMK's Patch system: http://www.armlinux.org.uk/developer/patches/
FTTC broadband for 0.8mile line: currently at 9.6Mbps down 400kbps up
according to speedtest.net.

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH] ARM: sti: Implement dummy L2 cache's write_sec <patrice.chotard@st.com> - 2016-06-28 11:50 +0200
  Re: [PATCH] ARM: sti: Implement dummy L2 cache's write_sec Russell King - ARM Linux <linux@armlinux.org.uk> - 2016-06-28 11:50 +0200
    Re: [PATCH] ARM: sti: Implement dummy L2 cache's write_sec Patrice Chotard <patrice.chotard@st.com> - 2016-06-28 14:00 +0200

csiph-web