Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID controller

From	Maxime Ripard <maxime.ripard@free-electrons.com>
Newsgroups	linux.kernel
Subject	Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID controller
Date	2017-02-28 08:40 +0100
Message-ID	<tfKy5-1gf-9@gated-at.bofh.it> (permalink)
References	<tfKy5-1gf-11@gated-at.bofh.it> <tfKy5-1gf-13@gated-at.bofh.it>
Organization	linux.* mail to news gateway

Show all headers | View raw

[Multipart message — attachments visible in raw view] - view raw

On Tue, Feb 28, 2017 at 03:27:14AM +0800, Icenowy Zheng wrote:
> The H3 SoC have a bigger SID controller, which has its direct read
> address at 0x200 position in the SID block, not 0x0.
> 
> Also, H3 SID controller has some silicon bug that makes the direct read
> value wrong at cold boot, add code to workaround the bug. (This bug has
> already been fixed on A64 and later SoCs)
> 
> Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>

Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>

Thanks!
Maxime

-- 
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com

Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread

Thread

Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID  controller Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-28 08:40 +0100
  Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID  controller Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-28 10:50 +0100

csiph-web