Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1589250 > unrolled thread
| Started by | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| First post | 2017-02-28 08:40 +0100 |
| Last post | 2017-02-28 10:50 +0100 |
| Articles | 2 — 1 participant |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID controller Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-28 08:40 +0100
Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID controller Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-28 10:50 +0100
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Date | 2017-02-28 08:40 +0100 |
| Subject | Re: [PATCH v5 2/3] nvmem: sunxi-sid: add support for H3's SID controller |
| Message-ID | <tfKy5-1gf-9@gated-at.bofh.it> |
[Multipart message — attachments visible in raw view] — view raw
On Tue, Feb 28, 2017 at 03:27:14AM +0800, Icenowy Zheng wrote: > The H3 SoC have a bigger SID controller, which has its direct read > address at 0x200 position in the SID block, not 0x0. > > Also, H3 SID controller has some silicon bug that makes the direct read > value wrong at cold boot, add code to workaround the bug. (This bug has > already been fixed on A64 and later SoCs) > > Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com> Thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
[toc] | [next] | [standalone]
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Date | 2017-02-28 10:50 +0100 |
| Message-ID | <tfMzU-2zF-15@gated-at.bofh.it> |
| In reply to | #1589250 |
[Multipart message — attachments visible in raw view] — view raw
On Tue, Feb 28, 2017 at 04:35:31PM +0800, Icenowy Zheng wrote: > > > 28.02.2017, 14:43, "Maxime Ripard" <maxime.ripard@free-electrons.com>: > > On Tue, Feb 28, 2017 at 03:27:14AM +0800, Icenowy Zheng wrote: > >> The H3 SoC have a bigger SID controller, which has its direct read > >> address at 0x200 position in the SID block, not 0x0. > >> > >> Also, H3 SID controller has some silicon bug that makes the direct read > >> value wrong at cold boot, add code to workaround the bug. (This bug has > >> already been fixed on A64 and later SoCs) > >> > >> Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> > > > > Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com> > > Who will finally apply these patches? > > I have seen that you are one of the maintainers of NVMEM subsystem. Srinivas usually merges the patches. Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web