Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1563463
| From | Javier Martinez Canillas <javier@osg.samsung.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 1/2] ARM: dts: exynos: Add CLK_ACLK432_SCALER clock to gsc_pd for Exynos5800 |
| Date | 2017-01-20 11:30 +0100 |
| Message-ID | <t1ECf-62Y-43@gated-at.bofh.it> (permalink) |
| References | <t1tGN-7wg-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Hello, On 01/19/2017 07:29 PM, Javier Martinez Canillas wrote: > On Exynos5800 SoC the SCALER block uses 2 input clocks: CLK_ACLK_300_GSCL > and CLK_ACLK432_SCALER, so both needs to be ungated in order to access it. > > The SoC manual say the CLK_ACLK432_SCALER is needed to access the internal > buses, so add this clock as another asynchronous bridges (ASB) clock. > > The Exynos5420 only has the CLK_ACLK_300_GSCL clock defined. So just using > this definition from exynos5420.dtsi in Exynos5800 leads to the following: > Please ignore this patch as suggested by Marek. Instead I'll post a patch to mark the clock as CLK_IS_CRITICAL, as a temporary workaround until a proper runtime PM based solution gets merged. Best regards, -- Javier Martinez Canillas Open Source Group Samsung Research America
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 1/2] ARM: dts: exynos: Add CLK_ACLK432_SCALER clock to gsc_pd for Exynos5800 Javier Martinez Canillas <javier@osg.samsung.com> - 2017-01-19 23:50 +0100
[PATCH 2/2] ARM: dts: exynos: Use correct mfc_pd async-bridge clock for Exynos5420 Javier Martinez Canillas <javier@osg.samsung.com> - 2017-01-19 23:50 +0100
Re: [PATCH 2/2] ARM: dts: exynos: Use correct mfc_pd async-bridge clock for Exynos5420 Krzysztof Kozlowski <krzk@kernel.org> - 2017-01-20 17:30 +0100
Re: [PATCH 2/2] ARM: dts: exynos: Use correct mfc_pd async-bridge clock for Exynos5420 Javier Martinez Canillas <javier@osg.samsung.com> - 2017-01-20 18:20 +0100
Re: [PATCH 2/2] ARM: dts: exynos: Use correct mfc_pd async-bridge clock for Exynos5420 Krzysztof Kozlowski <krzk@kernel.org> - 2017-01-20 18:40 +0100
Re: [PATCH 1/2] ARM: dts: exynos: Add CLK_ACLK432_SCALER clock to gsc_pd for Exynos5800 Javier Martinez Canillas <javier@osg.samsung.com> - 2017-01-20 11:30 +0100
csiph-web