Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1402115
| From | Erin Lo <erin.lo@mediatek.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v8 03/10] clk: mediatek: Refine the makefile to support multiple clock drivers |
| Date | 2016-05-17 07:20 +0200 |
| Message-ID | <rzFAe-iS-13@gated-at.bofh.it> (permalink) |
| References | <rzFqx-fn-5@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
From: James Liao <jamesjj.liao@mediatek.com> Add a Kconfig to define clock configuration for each SoC, and modify the Makefile to build drivers that only selected in config. Signed-off-by: Shunli Wang <shunli.wang@mediatek.com> Signed-off-by: James Liao <jamesjj.liao@mediatek.com> Tested-by: John Crispin <blogic@openwrt.org> Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com> --- drivers/clk/Kconfig | 1 + drivers/clk/mediatek/Kconfig | 23 +++++++++++++++++++++++ drivers/clk/mediatek/Makefile | 6 +++--- 3 files changed, 27 insertions(+), 3 deletions(-) create mode 100644 drivers/clk/mediatek/Kconfig diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig index 2dd371d..34c6aa9 100644 --- a/drivers/clk/Kconfig +++ b/drivers/clk/Kconfig @@ -205,6 +205,7 @@ config COMMON_CLK_OXNAS source "drivers/clk/bcm/Kconfig" source "drivers/clk/hisilicon/Kconfig" +source "drivers/clk/mediatek/Kconfig" source "drivers/clk/mvebu/Kconfig" source "drivers/clk/qcom/Kconfig" source "drivers/clk/renesas/Kconfig" diff --git a/drivers/clk/mediatek/Kconfig b/drivers/clk/mediatek/Kconfig new file mode 100644 index 0000000..dc224e6 --- /dev/null +++ b/drivers/clk/mediatek/Kconfig @@ -0,0 +1,23 @@ +# +# MediaTek SoC drivers +# +config COMMON_CLK_MEDIATEK + bool + ---help--- + Mediatek SoCs' clock support. + +config COMMON_CLK_MT8135 + bool "Clock driver for Mediatek MT8135" + depends on COMMON_CLK + select COMMON_CLK_MEDIATEK + default ARCH_MEDIATEK + ---help--- + This driver supports Mediatek MT8135 clocks. + +config COMMON_CLK_MT8173 + bool "Clock driver for Mediatek MT8173" + depends on COMMON_CLK + select COMMON_CLK_MEDIATEK + default ARCH_MEDIATEK + ---help--- + This driver supports Mediatek MT8173 clocks. diff --git a/drivers/clk/mediatek/Makefile b/drivers/clk/mediatek/Makefile index 95fdfac..32e7222 100644 --- a/drivers/clk/mediatek/Makefile +++ b/drivers/clk/mediatek/Makefile @@ -1,4 +1,4 @@ -obj-y += clk-mtk.o clk-pll.o clk-gate.o clk-apmixed.o +obj-$(CONFIG_COMMON_CLK_MEDIATEK) += clk-mtk.o clk-pll.o clk-gate.o clk-apmixed.o obj-$(CONFIG_RESET_CONTROLLER) += reset.o -obj-y += clk-mt8135.o -obj-y += clk-mt8173.o +obj-$(CONFIG_COMMON_CLK_MT8135) += clk-mt8135.o +obj-$(CONFIG_COMMON_CLK_MT8173) += clk-mt8173.o -- 1.9.1
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v8 0/10] Add clock support for Mediatek MT2701 Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 10/10] arm: dts: mt2701: Use real clock for UARTs Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 04/10] dt-bindings: ARM: Mediatek: Document bindings for MT2701 Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 08/10] reset: mediatek: Add MT2701 reset driver Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 09/10] arm: dts: mt2701: Add clock controller device nodes Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 05/10] clk: mediatek: Add dt-bindings for MT2701 clocks Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 01/10] clk: fix initial state of critical clock's parents Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 02/10] clk: mediatek: remove __init from clk registration functions Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:10 +0200 [PATCH v8 07/10] reset: mediatek: Add MT2701 reset controller dt-binding file Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:20 +0200 [PATCH v8 03/10] clk: mediatek: Refine the makefile to support multiple clock drivers Erin Lo <erin.lo@mediatek.com> - 2016-05-17 07:20 +0200
csiph-web