Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1421547

[PATCH 3/3] arm64: dts: uniphier: add /memreserve/ for spin-table release address

Show all headers | View raw

As Documentation/arm64/booting.txt says, the cpu-release-addr
location should be reserved.

Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Acked-by: Mark Rutland <mark.rutland@arm.com>
---

 arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi
index 644025c..c223915 100644
--- a/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi
+++ b/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi
@@ -42,6 +42,8 @@
  *     OTHER DEALINGS IN THE SOFTWARE.
  */
 
+/memreserve/ 0x80000000 0x00000008;	/* cpu-release-addr */
+
 / {
 	compatible = "socionext,ph1-ld20";
 	#address-cells = <2>;
-- 
1.9.1

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH 0/3] arm64: dts: uniphier: UniPhier DTS updates (64bit) for v4.8-rc1 Masahiro Yamada <yamada.masahiro@socionext.com> - 2016-06-14 05:10 +0200
  [PATCH 3/3] arm64: dts: uniphier: add /memreserve/ for spin-table release address Masahiro Yamada <yamada.masahiro@socionext.com> - 2016-06-14 05:10 +0200
  [PATCH 1/3] arm64: dts: uniphier: add SoC-Glue node to UniPhier 64bit SoCs Masahiro Yamada <yamada.masahiro@socionext.com> - 2016-06-14 05:10 +0200
  Re: [PATCH 0/3] arm64: dts: uniphier: UniPhier DTS updates (64bit)  for v4.8-rc1 Olof Johansson <olof@lixom.net> - 2016-06-14 19:50 +0200

csiph-web