Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1412396
| From | Andi Kleen <ak@linux.intel.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX |
| Date | 2016-06-02 18:10 +0200 |
| Message-ID | <rFDm2-82K-39@gated-at.bofh.it> (permalink) |
| References | <rFqRP-8y-5@gated-at.bofh.it> <rFqRP-8y-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
> $ ./lbr_perf record --call-graph lbr -e cycles:k ./cqm_easy > > where lbr_perf is the patched perf tool, that allows to specify :k > on lbr mode. The above command will trigger a #GPF : Why would you want to do that? We usually have frame pointers for the kernel, so callstack LBR for the kernel is pointless. -Andi
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX David Carrillo-Cisneros <davidcc@google.com> - 2016-06-02 04:50 +0200
Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX Peter Zijlstra <peterz@infradead.org> - 2016-06-02 10:30 +0200
Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX Peter Zijlstra <peterz@infradead.org> - 2016-06-02 10:40 +0200
Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX Peter Zijlstra <peterz@infradead.org> - 2016-06-02 11:00 +0200
Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX Peter Zijlstra <peterz@infradead.org> - 2016-06-02 11:00 +0200
Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX Peter Zijlstra <peterz@infradead.org> - 2016-06-03 11:30 +0200
Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX Peter Zijlstra <peterz@infradead.org> - 2016-06-02 11:00 +0200
Re: [PATCH 2/3] perf/x86/intel: fix for MSR_LAST_BRANCH_FROM_x quirk when no TSX Andi Kleen <ak@linux.intel.com> - 2016-06-02 18:10 +0200
csiph-web