Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1250168

Re: [PATCH 1/5] dt-bindings: MIPS: Document xilfpga bindings and boot style

From Moritz Fischer <moritz.fischer@ettus.com>
Newsgroups linux.kernel
Subject Re: [PATCH 1/5] dt-bindings: MIPS: Document xilfpga bindings and boot style
Date 2015-10-18 18:50 +0200
Message-ID <qkZjH-2st-1@gated-at.bofh.it> (permalink)
References <qjtOW-7od-5@gated-at.bofh.it> <qjtOX-7od-21@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw

Hi Zubair,

On Wed, Oct 14, 2015 at 5:51 AM, Zubair Lutfullah Kakakhel
<Zubair.Kakakhel@imgtec.com> wrote:
> Xilfpga boots only with device-tree. Document the required properties
> and the unique boot style
>
> Signed-off-by: Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
> ---
>  .../devicetree/bindings/mips/img/xilfpga.txt       | 76 ++++++++++++++++++++++
>  1 file changed, 76 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/mips/img/xilfpga.txt
>
> diff --git a/Documentation/devicetree/bindings/mips/img/xilfpga.txt b/Documentation/devicetree/bindings/mips/img/xilfpga.txt
> new file mode 100644
> index 0000000..1e7084c
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/mips/img/xilfpga.txt
> @@ -0,0 +1,76 @@
> +Imagination University Program MIPSFpga
> +=======================================
> +
> +Under the Imagination University Program, a microAptiv UP core has been released for academic usage.
> +
> +As we are dealing with a mips core instantiated on an FPGA, specifications are fluid and can be varied in RTL.
> +
> +This binding document is provided as baseline guidance for the example project provided by IMG.
> +
> +The example project runs on the Nexys4DDR board by Digilent powered by the ARTIX-7 FPGA by Xilinx.
> +
> +Relevant details about the example project and the Nexys4DDR board:
> +
> +- microAptiv UP core m14Kc
> +- 50MHz clock speed
> +- 128Mbyte DDR RAM     at 0x0000_0000
> +- 8Kbyte RAM           at 0x1000_0000
> +- axi_intc             at 0x1020_0000
> +- axi_uart16550                at 0x1040_0000
> +- axi_gpio             at 0x1060_0000
> +- axi_i2c              at 0x10A0_0000
> +- custom_gpio          at 0x10C0_0000
> +- axi_ethernetlite     at 0x10E0_0000
> +- 8Kbyte BootRAM       at 0x1FC0_0000
> +
> +Required properties:
> +--------------------
> + - compatible: Must include "img,xilfpga".
> +
> +CPU nodes:
> +----------
> +A "cpus" node is required.  Required properties:
> + - #address-cells: Must be 1.
> + - #size-cells: Must be 0.
> +A CPU sub-node is also required for at least CPU 0. Required properties:
> + - device_type: Must be "cpu".
> + - compatible: Must be "mips,m14Kc".
> + - reg: Must be <0>.
> + - clocks: Must include the CPU clock.  See ../../clock/clock-bindings.txt for
> +   details on clock bindings.
I think the reference to clock binding docs is not required.

> + - ext clock handle for fixed-clock received by MIPS core.
> +Example:
> +       cpus {
> +               #address-cells = <1>;
> +               #size-cells = <0>;
> +
> +               cpu0: cpu@0 {
> +                       device_type = "cpu";
> +                       compatible = "mips,m14Kc";
> +                       reg = <0>;
> +                       clocks  = <&ext>;
> +               };
> +       };
> +
> +       ext: ext {
> +               compatible = "fixed-clock";
> +               #clock-cells = <0>;
> +               clock-frequency = <50000000>;
> +       };
> +
> +Boot protocol:
> +--------------
> +
> +The BootRAM is a writeable "RAM" in FPGA at 0x1FC0_0000. This is for easy reprogrammibility via JTAG.
> +
> +The BootRAM inializes the cache and the axi_uart peripheral.
> +
> +DDR initialiation is already handled by a HW IP block.
> +
> +When the example project bitstream is loaded, the cpu_reset button needs to be pressed.
> +
> +The bootram initializes the cache and axi_uart. Then outputs MIPSFPGA\n\r on the serial port
> +on the Nexys4DDR board.
> +
> +At this point, the board is ready to load the Linux kernel vmlinux file via JTAG.
> +
> --
> 1.9.1
>
> --
> To unsubscribe from this list: send the line "unsubscribe devicetree" in
> the body of a message to majordomo@vger.kernel.org
> More majordomo info at  http://vger.kernel.org/majordomo-info.html

Cheers,

Moritz
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH 0/5] MIPS: Add Xilfpga platform Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> - 2015-10-14 15:00 +0200
  [PATCH 1/5] dt-bindings: MIPS: Document xilfpga bindings and boot style Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> - 2015-10-14 15:00 +0200
    Re: [PATCH 1/5] dt-bindings: MIPS: Document xilfpga bindings and  boot style James Hogan <james.hogan@imgtec.com> - 2015-10-15 09:30 +0200
    Re: [PATCH 1/5] dt-bindings: MIPS: Document xilfpga bindings and boot style Moritz Fischer <moritz.fischer@ettus.com> - 2015-10-18 18:50 +0200
  [PATCH 3/5] MIPS: dt: xilfpga: Add xilfpga device tree files. Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> - 2015-10-14 15:00 +0200
    Re: [PATCH 3/5] MIPS: dt: xilfpga: Add xilfpga device tree files. James Hogan <james.hogan@imgtec.com> - 2015-10-15 09:50 +0200
  [PATCH 5/5] MIPS: Add xilfpga defconfig Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> - 2015-10-14 15:00 +0200
    Re: [PATCH 5/5] MIPS: Add xilfpga defconfig James Hogan <james.hogan@imgtec.com> - 2015-10-15 10:40 +0200
  [PATCH 4/5] MIPS: xilfpga: Add mipsfpga platform code Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> - 2015-10-14 15:00 +0200
    Re: [PATCH 4/5] MIPS: xilfpga: Add mipsfpga platform code James Hogan <james.hogan@imgtec.com> - 2015-10-15 10:20 +0200
    Re: [PATCH 4/5] MIPS: xilfpga: Add mipsfpga platform code Alban <albeu@free.fr> - 2015-10-21 16:40 +0200
  [PATCH 2/5] gpio/xilinx: enable for MIPS Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com> - 2015-10-14 15:00 +0200
    Re: [PATCH 2/5] gpio/xilinx: enable for MIPS Lars-Peter Clausen <lars@metafoo.de> - 2015-10-14 18:00 +0200
      Re: [PATCH 2/5] gpio/xilinx: enable for MIPS Lars-Peter Clausen <lars@metafoo.de> - 2015-10-14 19:30 +0200
        Re: [PATCH 2/5] gpio/xilinx: enable for MIPS Moritz Fischer <moritz.fischer@ettus.com> - 2015-10-14 20:30 +0200
      Re: [PATCH 2/5] gpio/xilinx: enable for MIPS Linus Walleij <linus.walleij@linaro.org> - 2015-10-19 09:00 +0200
    Re: [PATCH 2/5] gpio/xilinx: enable for MIPS Linus Walleij <linus.walleij@linaro.org> - 2015-10-19 09:00 +0200

csiph-web