Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1305996
| From | Jos Huisken <jos.huisken@gmail.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v14 0/7] fpga area and fpga bridge framework |
| Date | 2016-01-11 11:00 +0100 |
| Message-ID | <qPHqz-yo-27@gated-at.bofh.it> (permalink) |
| Organization | linux.* mail to news gateway |
On Thu, Dec 10, 2015 at 05:37:04PM -0600, atull@xxxxxxxxxxxxxxxxxxxxx wrote: > > For v14 I'm dropping the concept of "simple-fpga-bus" for "fpga-area" > with reworked bindings. Works great (using 4.4rc5)!! With: - Pantelis' overlay patches and dtc, - Walter Goossens' sopcinfo with minor overlay patch - additional board_info.xml - and some python scripting using pyfdt Its -almost- possible to automatically generate a bitfile with appropriate overlay devicetree blob. I only have an issue left w.r.t. phandles, I guess. Using it now on de0-nano and veek kit.
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH v14 0/7] fpga area and fpga bridge framework Jos Huisken <jos.huisken@gmail.com> - 2016-01-11 11:00 +0100
csiph-web