Groups | Search | Server Info | Login | Register
Groups > comp.arch.fpga > #38703
| From | someone <cffbf4deb9142bce48974efc0e64dede@example.com> |
|---|---|
| Newsgroups | sci.electronics.design, comp.arch.fpga |
| Subject | Re: fast divider? |
| References | <tuudrkd9jpmrkn4a1nna7o662701uevjmk@4ax.com> |
| Date | 2026-03-17 22:30 +0000 |
| Organization | NewsgroupDirect |
| Message-Id | <189dc18427b8b905$12514$2031059$4006de53@news.newsgroupdirect.com> |
Cross-posted to 2 groups.
I assume these are up-counters, so the thing overflows at all 1's. Then you only have the one fast carry TPD for the MS18b overflowing to all 1s when a 1 is clocked into its LSB. One whole clock period to clock the 1 out of the DFF and meet the setup times for what I assume is a synchronous LD and its setup for the counters. So that particular timing criticality is a DFF TPD and a LD setup TSU to reliably capture the register data. The LD TPD to CLK TSU for the LS18b counter shouldn't be a problem. This must be very speedy logic for 150MHz. Do you have a simulator that displays how much margin you have on this timing, or is it just a bunch waveforms? -- For full context, visit https://www.electrondepot.com/electrodesign/fast-divider-4398932-.htm
Back to comp.arch.fpga | Previous | Next — Previous in thread | Next in thread | Find similar
fast divider? john larkin <jl@glen--canyon.com> - 2026-03-15 11:47 -0700
Re: fast divider? someone <cffbf4deb9142bce48974efc0e64dede@example.com> - 2026-03-17 22:30 +0000
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-19 10:05 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-21 16:36 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-21 07:52 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-22 03:00 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-27 11:39 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-28 16:44 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-28 14:38 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-29 15:52 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-29 08:18 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-30 16:42 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-30 08:00 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-31 16:35 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-31 02:40 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-31 22:30 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-31 08:14 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-04-01 15:54 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-04-01 01:06 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-04-02 02:13 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-04-01 09:12 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-04-02 14:41 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-04-02 07:53 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-04-03 02:21 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-04-02 08:57 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-04-03 04:05 +1100
Re: fast divider? someone <cffbf4deb9142bce48974efc0e64dede@example.com> - 2026-03-26 23:30 +0000
Re: fast divider? Ross Finlayson <ross.a.finlayson@gmail.com> - 2026-03-21 09:38 -0700
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-21 10:29 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-23 23:49 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-23 08:20 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-24 23:04 +1100
Re: fast divider? john larkin <jl@glen--canyon.com> - 2026-03-24 05:56 -0700
Re: fast divider? Bill Sloman <bill.sloman@ieee.org> - 2026-03-25 02:47 +1100
csiph-web