Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1607348
| From | afzal mohammed <afzal.mohd.ma@gmail.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH] ARM: nommu: access ID_PFR1 only if CPUID scheme |
| Date | 2017-03-23 11:50 +0100 |
| Message-ID | <to8tz-116-17@gated-at.bofh.it> (permalink) |
| References | <tm3eF-UG-7@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Hi,
On Fri, Mar 17, 2017 at 10:10:34PM +0530, afzal mohammed wrote:
> Greg upon trying to boot no-MMU Kernel on ARM926EJ reported boot
> failure. He root caused it to ID_PFR1 access introduced by the
> commit mentioned in the fixes tag below.
>
> All CP15 processors need not have processor feature registers, only
> for architectures defined by CPUID scheme would have it. Hence check
> for it before accessing processor feature register, ID_PFR1.
>
> Fixes: f8300a0b5de0 ("ARM: 8647/2: nommu: dynamic exception base address setting")
> Reported-by: Greg Ungerer <gerg@uclinux.org>
> Signed-off-by: afzal mohammed <afzal.mohd.ma@gmail.com>
Greg, can i add your Tested-by ?
Regards
afzal
> ---
>
> Hi Russell,
>
> It would be good to have the fix go in during -rc, as,
>
> 1. Culprit commit went in during the last merge window
> 2. Though nothing supported in mainline is known to be broken, the
> original change needs to be modified to be reliable
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH] ARM: nommu: access ID_PFR1 only if CPUID scheme afzal mohammed <afzal.mohd.ma@gmail.com> - 2017-03-17 17:50 +0100
Re: [PATCH] ARM: nommu: access ID_PFR1 only if CPUID scheme afzal mohammed <afzal.mohd.ma@gmail.com> - 2017-03-23 11:50 +0100
Re: [PATCH] ARM: nommu: access ID_PFR1 only if CPUID scheme Greg Ungerer <gerg@uclinux.org> - 2017-03-23 12:50 +0100
Re: [PATCH] ARM: nommu: access ID_PFR1 only if CPUID scheme afzal mohammed <afzal.mohd.ma@gmail.com> - 2017-03-23 14:00 +0100
csiph-web