Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1586020
| From | Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v3 4/8] phy: phy-mt65xx-usb3: move clock from phy node into port nodes |
| Date | 2017-02-22 10:40 +0100 |
| Message-ID | <tdByW-7Zb-35@gated-at.bofh.it> (permalink) |
| References | <tdAWd-7u3-3@gated-at.bofh.it> <tdAWe-7u3-13@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Hello!
On 2/22/2017 11:55 AM, Chunfeng Yun wrote:
> the reference clock of HighSpeed port is 48M which comes from PLL;
> the reference clock of SuperSpeed port is 26M which usually comes
> from 26M oscillator directly, but some SoCs are not, add it for
... but on some SoCs does not?
> compatibility, and put them into port node for flexibility.
>
> Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
[...]
MBR, Sergei
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v3 4/8] phy: phy-mt65xx-usb3: move clock from phy node into port nodes Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 10:00 +0100 Re: [PATCH v3 4/8] phy: phy-mt65xx-usb3: move clock from phy node into port nodes Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> - 2017-02-22 10:40 +0100
csiph-web