Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1586020
| Path | csiph.com!aioe.org!bofh.it!news.nic.it!robomod |
|---|---|
| From | Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v3 4/8] phy: phy-mt65xx-usb3: move clock from phy node into port nodes |
| Date | Wed, 22 Feb 2017 10:40:02 +0100 |
| Message-ID | <tdByW-7Zb-35@gated-at.bofh.it> (permalink) |
| References | <tdAWd-7u3-3@gated-at.bofh.it> <tdAWe-7u3-13@gated-at.bofh.it> |
| X-Original-To | Chunfeng Yun <chunfeng.yun@mediatek.com>, Kishon Vijay Abraham I <kishon@ti.com> |
| Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=cogentembedded-com.20150623.gappssmtp.com; s=20150623; h=subject:to:references:cc:from:message-id:date:user-agent :mime-version:in-reply-to:content-transfer-encoding; bh=5pnT0gWwch2U4Ifq3uwW1r3bwWAL9Vmg7s+2ncnt9es=; b=JALvqEjExxGthnkgasw5N89cSM+GNogYbsfshCRIRa2j/Sqot6zelx9TNGd67YeDkn WDUVWnmRxIZePTbUbvMqCDze77R4Us2haRo9wDa5C0qlZSK2dQWUgAGgbmHrRZYv1tfd 4H6Aj9TBsc7s9ZHlCdi7n8H/Mexko+1m8MmW5C0OqryC8cSp1MMR0j9Yppy97yQJcu4d dnJKqyWvo1v9hrkEReuvhLquFDoth5YjLBw6E4d0fRFyRhn7yuDrbfE53VtDGIcd0Pdi S/kh+b17Er11C8Ap93X4jJv3f3AFAchYQORMCrlUnldtS7RuEJdjUPaxIgP5KDh4U6XQ gbSA== |
| X-Google-Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:references:cc:from:message-id:date :user-agent:mime-version:in-reply-to:content-transfer-encoding; bh=5pnT0gWwch2U4Ifq3uwW1r3bwWAL9Vmg7s+2ncnt9es=; b=mUE9G57MwdN3JOjbTiGsfpmTI7XlHvN9X+h98vlEE2/1D/Sl+JFQ9J//A6N+ALduAD c9q/jeLntMQy/X8ecB/StDoPDW3FTSCCiGyhg0vV3CA0kPpRQhNi9JmFDe3JeaFQzwy5 zW04xYmzxGmnvqv/5s4Y81+ZJvrteta35zGvdGIMxm5ZfVsYJjRZyHV0/oSfiPGnUbu6 WOGJeavgSN+znNtg7S5u/RZ3U32Jqo2jrriaWGI5I8P8UBiwrqs1l5gB0A58nLmu2oXm O8+B9+C9ACvJvK3BloAsC0Fn8oyZp+66VL6dVABHd4q4PPglhUK82vT0qxKT6oByJiCg S+LQ== |
| X-Gm-Message-State | AMke39li0PrRkV3EHNhK1SJWGFhAefFk7r4luhdI43JTpA42YOhF96tHu6pOzwdPQKaW0g== |
| X-Received | by 10.46.77.144 with SMTP id c16mr570948ljd.68.1487756098580; Wed, 22 Feb 2017 01:34:58 -0800 (PST) |
| User-Agent | Mozilla/5.0 (Windows NT 6.1; WOW64; rv:45.0) Gecko/20100101 Thunderbird/45.7.1 |
| MIME-Version | 1.0 |
| Content-Type | text/plain; charset=utf-8; format=flowed |
| Content-Transfer-Encoding | 7bit |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 16 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | Matthias Brugger <matthias.bgg@gmail.com>, Felipe Balbi <felipe.balbi@linux.intel.com>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Ian Campbell <ijc+devicetree@hellion.org.uk>, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-usb@vger.kernel.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org |
| X-Original-Date | Wed, 22 Feb 2017 12:34:56 +0300 |
| X-Original-Message-ID | <9c4b9e9d-d50c-0941-1712-2715c64b0a0e@cogentembedded.com> |
| X-Original-References | <1487753705-6745-1-git-send-email-chunfeng.yun@mediatek.com> <1487753705-6745-4-git-send-email-chunfeng.yun@mediatek.com> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1586020 |
Show key headers only | View raw
Hello!
On 2/22/2017 11:55 AM, Chunfeng Yun wrote:
> the reference clock of HighSpeed port is 48M which comes from PLL;
> the reference clock of SuperSpeed port is 26M which usually comes
> from 26M oscillator directly, but some SoCs are not, add it for
... but on some SoCs does not?
> compatibility, and put them into port node for flexibility.
>
> Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
[...]
MBR, Sergei
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v3 4/8] phy: phy-mt65xx-usb3: move clock from phy node into port nodes Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 10:00 +0100 Re: [PATCH v3 4/8] phy: phy-mt65xx-usb3: move clock from phy node into port nodes Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> - 2017-02-22 10:40 +0100
csiph-web