Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1494956
| From | Robert Jarzmik <robert.jarzmik@free.fr> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms |
| Date | 2016-10-03 18:20 +0200 |
| Message-ID | <soe8a-7gD-9@gated-at.bofh.it> (permalink) |
| References | <so7q2-2Wv-15@gated-at.bofh.it> <so7q2-2Wv-27@gated-at.bofh.it> <sodF7-6Lm-9@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Mark Rutland <mark.rutland@arm.com> writes: > On Mon, Oct 03, 2016 at 11:05:53AM +0200, Robert Jarzmik wrote: >> Add a workaround for mainstone, idp and stargate2 boards, for u16 writes >> which must be aligned on 32 bits addresses. >> >> Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr> >> --- >> Documentation/devicetree/bindings/net/smsc911x.txt | 2 ++ >> 1 file changed, 2 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/net/smsc911x.txt b/Documentation/devicetree/bindings/net/smsc911x.txt >> index 3fed3c124411..224965b7453c 100644 >> --- a/Documentation/devicetree/bindings/net/smsc911x.txt >> +++ b/Documentation/devicetree/bindings/net/smsc911x.txt >> @@ -13,6 +13,8 @@ Optional properties: >> - reg-io-width : Specify the size (in bytes) of the IO accesses that >> should be performed on the device. Valid value for SMSC LAN is >> 2 or 4. If it's omitted or invalid, the size would be 2. >> +- reg-u16-align4 : Boolean, put in place the workaround the force all >> + u16 writes to be 32 bits aligned > > This property name and description is confusing. > > How exactly does this differ from having reg-io-width = <4>, which is > documented immediately above? reg-io-width specifies the IO size, ie. how many data lines are physically connected from the system bus to the lan adapter. reg-u16-align4 tells that a specific hardware doesn't support 16 bit writes not being 32 bits aligned, or said differently that a "store" 16 bits wide on an address of the format 4*n + 2 deserves a special handling in the driver, while a store 16 bits wide on an address of the format 4*n can follow the simple casual case. I'm pretty open to any name you might suggest, these 3 hardwares I know of are really crazy, you can see them in patch 1/3, in the _SMC_outw_align4() function ... Cheers. -- Robert
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Robert Jarzmik <robert.jarzmik@free.fr> - 2016-10-03 11:10 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Jeremy Linton <jeremy.linton@arm.com> - 2016-10-03 17:30 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Robert Jarzmik <robert.jarzmik@free.fr> - 2016-10-03 18:20 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Mark Rutland <mark.rutland@arm.com> - 2016-10-03 17:50 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Robert Jarzmik <robert.jarzmik@free.fr> - 2016-10-03 18:20 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Mark Rutland <mark.rutland@arm.com> - 2016-10-03 19:00 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Robert Jarzmik <robert.jarzmik@free.fr> - 2016-10-03 21:20 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Robert Jarzmik <robert.jarzmik@free.fr> - 2016-10-06 08:50 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Rob Herring <robh@kernel.org> - 2016-10-09 03:40 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Russell King - ARM Linux <linux@armlinux.org.uk> - 2016-10-03 18:20 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Mark Rutland <mark.rutland@arm.com> - 2016-10-03 18:50 +0200
Re: [PATCH 3/3] net: smsc911x: add u16 workaround for pxa platforms Rob Herring <robh@kernel.org> - 2016-10-09 03:40 +0200
csiph-web