Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1495511
| From | Cyrille Pitchen <cyrille.pitchen@atmel.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 1/9] mtd: spi-nor: improve macronix_quad_enable() |
| Date | 2016-10-04 18:40 +0200 |
| Message-ID | <soAV3-5f3-17@gated-at.bofh.it> (permalink) |
| References | <soAV3-5f3-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
The patch checks whether the Quad Enable bit is already set in the Status Register. If so, the function exits immediately with a successful return code. Otherwise, a message is now printed telling we're setting the non-volatile bit. Signed-off-by: Cyrille Pitchen <cyrille.pitchen@atmel.com> --- drivers/mtd/spi-nor/spi-nor.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c index d0fc165d7d66..5c87b2d99507 100644 --- a/drivers/mtd/spi-nor/spi-nor.c +++ b/drivers/mtd/spi-nor/spi-nor.c @@ -1211,6 +1211,11 @@ static int macronix_quad_enable(struct spi_nor *nor) val = read_sr(nor); if (val < 0) return val; + if (val & SR_QUAD_EN_MX) + return 0; + + /* Update the Quad Enable bit. */ + dev_info(nor->dev, "setting Macronix Quad Enable (non-volatile) bit\n"); write_enable(nor); write_sr(nor, val | SR_QUAD_EN_MX); -- 2.7.4
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 0/9] mtd: spi-nor: parse SFDP tables to setup (Q)SPI memories Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 1/9] mtd: spi-nor: improve macronix_quad_enable() Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 8/9] mtd: spi-nor: add support to Macronix mx66l1g45g Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 4/9] mtd: spi-nor: remove unused set_quad_mode() function Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 7/9] mtd: spi-nor: parse SFDP 4-byte Address Instruction Table Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 5/9] mtd: m25p80: add support of dual and quad spi protocols to all commands Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 9/9] mtd: spi-nor: add support to SST sst26* QSPI memories Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 6/9] mtd: spi-nor: parse Serial Flash Discoverable Parameters (SFDP) tables Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
[PATCH 2/9] mtd: spi-nor: add an alternative method to support memory >16MiB Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
Re: [PATCH 2/9] mtd: spi-nor: add an alternative method to support memory >16MiB Vignesh R <vigneshr@ti.com> - 2016-10-05 14:20 +0200
Re: [PATCH 2/9] mtd: spi-nor: add an alternative method to support memory >16MiB Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-05 15:00 +0200
Re: [PATCH 2/9] mtd: spi-nor: add an alternative method to support memory >16MiB Vignesh R <vigneshr@ti.com> - 2016-10-06 12:10 +0200
[PATCH 3/9] mtd: spi-nor: add support of SPI protocols like SPI 1-2-2 and SPI 1-4-4 Cyrille Pitchen <cyrille.pitchen@atmel.com> - 2016-10-04 18:40 +0200
csiph-web