Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1372199

Re: [REF PATCH] x86/tlb: just do tlb flush on one of siblings of SMT

Show all headers | View raw

On 04/06/2016 12:47 PM, Andy Lutomirski wrote:
> On Apr 5, 2016 8:17 PM, "Alex Shi" <alex.shi@linaro.org> wrote:
>>
>> It seems Intel core still share the TLB pool, flush both of threads' TLB
>> just cause a extra useless IPI and a extra flush. The extra flush will
>> flush out TLB again which another thread just introduced.
>> That's double waste.
> 
> Do you have a reference in both the SDM and the APM for this?

No. as I said in the end of commit log. There are no any official
guarantee for this usage, but it seems working widely in Intel CPUs.

And the performance benefit is so tempted...
Is there Intel's guys like to dig it more? :)

> 
> Do we have a guarantee that this serialized the front end such that
> the non-targetted sibling won't execute an instruction that it decoded
> from a stale translation?

Is your worrying an evidence for my guess? Otherwise the stale
instruction happens either before IPI coming in... :)
> 
> This will conflict rather deeply with my PCID series, too.
> 
> --Andy
> 

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

[REF PATCH] x86/tlb: just do tlb flush on one of siblings of SMT Alex Shi <alex.shi@linaro.org> - 2016-04-06 05:20 +0200
  Re: [REF PATCH] x86/tlb: just do tlb flush on one of siblings of SMT Andy Lutomirski <luto@amacapital.net> - 2016-04-06 06:50 +0200
    Re: [REF PATCH] x86/tlb: just do tlb flush on one of siblings of SMT Alex Shi <alex.shi@linaro.org> - 2016-04-06 07:20 +0200

csiph-web