Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1437152
| From | Andy Lutomirski <luto@amacapital.net> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [RFC] mips: Add MXU context switching support |
| Date | 2016-07-05 18:20 +0200 |
| Message-ID | <rRBeN-58N-7@gated-at.bofh.it> (permalink) |
| References | <rNUJ3-5m3-1@gated-at.bofh.it> <rRuZH-Wn-9@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Jul 5, 2016 5:35 AM, "Paul Burton" <paul.burton@imgtec.com> wrote: > > Hi PrasannaKumar, > > > On 25/06/16 13:14, PrasannaKumar Muralidharan wrote: >> >> From: PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com> >> >> This patch adds support for context switching Xburst MXU registers. The >> registers are named xr0 to xr16. xr16 is the control register that can >> be used to enable and disable MXU instruction set. Read and write to >> these registers can be done without enabling MXU instruction set by user >> space. Only when MXU instruction set is enabled any MXU instruction >> (other than read or write to xr registers) can be done. xr0 is always 0. > > > Do you have any examples of userland programs making use of MXU? They would be useful in allowing people to test this patch. > > How have you tested this? > > >> Kernel does not know when MXU instruction is enabled or disabled. So >> during context switch if MXU is enabled in xr16 register then MXU >> registers are saved, restored when the task is run. > > > I'm not convinced this is the right way to go. It seems complex & fragile vs the alternatives, the simplest of which could be to just always save & restore MXU context in kernels with MXU support. Is there a significant performance cost to just unconditionally saving & restoring the MXU context? That is after all what Ingenic's vendor kernel, which it looks like large parts of your patch are taken from, does. > > >> When user space >> application enables MXU, it is not reflected in other threads >> immediately. So for convenience the applications can use prctl syscall >> to let the MXU state propagate across threads running in different CPUs. > > > Surely it wouldn't be reflected at all, since each thread has its own MXU context? Would you expect applications to actually want to enable MXU on one thread & make use of it from other already running threads? Off the top of my head I can't think of why that would be useful, so I'm wondering whether it would be better to just let each thread handle enabling MXU if it wants & leave the kernel out of it. If we just save & restore unconditionally then this becomes a non-issue anyway. > I don't know much about MIPS, but switching save/restore off depending on a bit of *user* state sounds like a gaping security hole.
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[RFC] mips: Add MXU context switching support PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com> - 2016-06-25 14:20 +0200
Re: [RFC] mips: Add MXU context switching support PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com> - 2016-07-03 15:20 +0200
Re: [RFC] mips: Add MXU context switching support Florian Fainelli <f.fainelli@gmail.com> - 2016-07-04 23:50 +0200
Re: [RFC] mips: Add MXU context switching support PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com> - 2016-07-05 11:50 +0200
Re: [RFC] mips: Add MXU context switching support "Maciej W. Rozycki" <macro@imgtec.com> - 2016-07-05 00:40 +0200
Re: [RFC] mips: Add MXU context switching support PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com> - 2016-07-05 12:10 +0200
Re: [RFC] mips: Add MXU context switching support "Maciej W. Rozycki" <macro@imgtec.com> - 2016-07-05 13:00 +0200
Re: [RFC] mips: Add MXU context switching support Paul Burton <paul.burton@imgtec.com> - 2016-07-05 11:40 +0200
Re: [RFC] mips: Add MXU context switching support PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com> - 2016-07-05 17:30 +0200
Re: [RFC] mips: Add MXU context switching support Andy Lutomirski <luto@amacapital.net> - 2016-07-05 18:20 +0200
csiph-web