Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1412387

Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation

Show all headers | View raw

I don't think the context switch support is really needed. It's only
needed for saving/restoring LBRs, and we only do that with LBR callstacks.
In any other LBR mode that LBRs are only flushed on context switch
But LBR callstacks will never put kernel addresses into the LBRs
because they are forced to set a ring 3 filter. So you can't have
kernel addresses in the LBR when saving/restoring them
(unless I missed some case)

Dropping that will likely simplify the patch somewhat.

-Andi

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH 1/3] perf/x86/intel: output LBR support statement after validation David Carrillo-Cisneros <davidcc@google.com> - 2016-06-02 04:50 +0200
  Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after  validation Peter Zijlstra <peterz@infradead.org> - 2016-06-02 10:30 +0200
  Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after  validation Andi Kleen <ak@linux.intel.com> - 2016-06-02 18:10 +0200
    Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Stephane Eranian <eranian@google.com> - 2016-06-02 19:30 +0200
      Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after  validation Andi Kleen <ak@linux.intel.com> - 2016-06-06 04:00 +0200
        Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Stephane Eranian <eranian@google.com> - 2016-06-08 09:30 +0200
          Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after  validation Andi Kleen <ak@linux.intel.com> - 2016-06-08 11:10 +0200

csiph-web