Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1417114
| From | Andi Kleen <ak@linux.intel.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation |
| Date | 2016-06-08 11:10 +0200 |
| Message-ID | <rHHER-6Fd-23@gated-at.bofh.it> (permalink) |
| References | (1 earlier) <rFqRP-8y-11@gated-at.bofh.it> <rFDm1-82K-9@gated-at.bofh.it> <rFEBs-wH-27@gated-at.bofh.it> <rGRZD-67c-7@gated-at.bofh.it> <rHG67-5xf-63@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
> Ok, so you're saying that syscall and int are not causing LBR callstack to > record an entry. If that is the case, then a rfi should not cause a pop of the > last LBR entry. Is that right? rfi = ? But likely yes. There shouldn't be any ring 0 branches in the callstack LBR, as long as the patch forcing it to ring 3 is still there. -Andi -- ak@linux.intel.com -- Speaking for myself only
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 1/3] perf/x86/intel: output LBR support statement after validation David Carrillo-Cisneros <davidcc@google.com> - 2016-06-02 04:50 +0200
Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Peter Zijlstra <peterz@infradead.org> - 2016-06-02 10:30 +0200
Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Andi Kleen <ak@linux.intel.com> - 2016-06-02 18:10 +0200
Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Stephane Eranian <eranian@google.com> - 2016-06-02 19:30 +0200
Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Andi Kleen <ak@linux.intel.com> - 2016-06-06 04:00 +0200
Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Stephane Eranian <eranian@google.com> - 2016-06-08 09:30 +0200
Re: [PATCH 1/3] perf/x86/intel: output LBR support statement after validation Andi Kleen <ak@linux.intel.com> - 2016-06-08 11:10 +0200
csiph-web