Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > sci.physics.relativity > #671456

So memory bandwidth is no issue at all (Re: pi-WAM is just like Laika3, the first Dog on Mars)

Cross-posted to 2 groups.

Show all headers | View raw

Hi,

So memory bandwidth is no issue at all for
this kind of backtracking problem. Its all
about arithmetic bandwidth . And since I am

not using vectors or matrices, it is still
poor. You can do the math. The CPU has 16
logical cores (8 physical with hyperthreading).

The GPU single-threaded is around 5 times
slower than the CPU single threaded, but
their number is greater. Now you can do t

he math as follows:

16 * 11.4 / 1.7 * 5 = 536.47

Pretty much the number of shader cores (*),
i.e. 512, that the Ryzen AI 7 350 laptop
offers in its integrated GPU Radeon 860M.

LoL

Bye

(*) Unified shading units (also referred to
as unified shaders, shader cores, or stream
processors) are flexible processing components

inside a graphics processing unit (GPU) that
can handle any type of rendering or compute task.

Mild Shock schrieb:
> Hi,
> 
> We recently implemented a parallel π-WAM
> on a GPU backend and could demonstrate an
> estimated 11.4 Giga Lips. In this post we
> report a further experiment, this time
> presenting a parallel π-WAM on a CPU backend,
> that can lift specialized Prolog, currently
> to 1.7 Giga Lips performance.
> 
> Having an excess number of threads is a
> bad idea. What if we do context switching
> on our own? With this approach we could
> bring down the execution time of 128 Hack
> VMs by 33%. We estimate for the test which
> had 11.4 GLips on the GPU, that we reach
> 1.7 GLips on the CPU.
> 
> Bye
> 
> See also:
> 
> Parallel π-WAM: 1.7 Giga Lips on a CPU
> https://medium.com/2989/8a984e75af44
> 
> Mild Shock schrieb:
>> Hi,
>>
>> TSMC's 2nm (N2) node and the 7 GHz target
>> represent a monumental milestone in silicon
>> manufacturing, shifting away from legacy
>> FinFETs to advanced Gate-All-Around (GAA)
>> nanosheet transistors.
>>
>> This evolution allows chip designers—particularly
>> in the PC and AI sectors—to push processor
>> clock speeds previously thought impossible
>> on standard nodes
>>
>> AMD confirms Zen 6 rollout for its July 22 AI event
>> https://videocardz.com/newz/amd-confirms-zen-6-launches-in-less-than-two-weeks-starting-with-epyc-venice 
>>
>>
>> Production of the 6th Gen EPYC family is
>> already ramping up. AMD says Venice is its
>> first high-performance computing product
>> manufactured using TSMC’s 2nm process
>> technology.
>>
>> Bye
>>
>> Mild Shock schrieb:
>>> Hi,
>>>
>>> For marketing purposes people
>>> typically look at the race towards
>>> 2nm, and we find:
>>>
>>> A month ago, Apple lost its exclusivity
>>> on 3 nm smartphone processors with
>>> MediaTek’s Dimensity 9400 chip, integrated
>>> in the Vivo X200 Pro smartphone. Qualcomm
>>> is also in the race with its recently
>>> unveiled Snapdragon 8 Elite and set to
>>> power the Xiaomi 15 Pro in 2025. However,
>>> Apple should regain its position as innovation
>>> leader in 2026 with the release of the
>>> iPhone 18, which should feature the A20
>>> chip built on TSMC’s 2 nm process."
>>>
>>> But there is a vertical vias revolution
>>> going on as well, some SOCs typically
>>> being at 18 layers now:
>>>
>>> Zooming Into a CPU (It's Incredible)
>>> https://www.youtube.com/watch?v=Bez-2cvYja0
>>>
>>> imec has coined the term CMOS 2.0:
>>>
>>> LEUVEN (Belgium), MARCH 12th, 2026 — Imec,
>>> a world-leading research and innovation hub
>>> in advanced semiconductor technologies, has
>>> launched a first-of-its-kind consortium with
>>> 26 European university groups that will jointly
>>> work on the technology roadmap beyond
>>> CMOS scaling (CMOS 2.0).
>>> https://www.imec-int.com/en/press/imec-launches-university-consortium-around-next-generation-chips 
>>>
>>>
>>> So we might see more mobile grade GPUs.
>>>
>>> Bye
>>
> 

Back to sci.physics.relativity | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

TSMC's 2nm (N2) node and the 7 GHz target (Was: Creating a "European CMOS 2.0 Army") Mild Shock <janburse@fastmail.fm> - 2026-07-14 14:11 +0200
  Re: TSMC's 2nm (N2) node and the 7 GHz target (Was: Creating a "European CMOS 2.0 Army") Ross Finlayson <ross.a.finlayson@gmail.com> - 2026-07-14 08:49 -0700
  Re: TSMC's 2nm (N2) node and the 7 GHz target (Was: Creating a "European CMOS 2.0 Army") Keyler Babaskin <nb@erbbiia.ru> - 2026-07-14 16:55 +0000
  pi-WAM is just like Laika3, the first Dog on Mars (Re: TSMC's 2nm (N2) node and the 7 GHz target) Mild Shock <janburse@fastmail.fm> - 2026-07-15 18:11 +0200
    So memory bandwidth is no issue at all (Re: pi-WAM is just like Laika3, the first Dog on Mars) Mild Shock <janburse@fastmail.fm> - 2026-07-15 18:35 +0200
      Re: So memory bandwidth is no issue at all (Re: pi-WAM is just like Laika3, the first Dog on Mars) Dominique Belorussov <os@ssdoi.ru> - 2026-07-16 13:44 +0000
        For iGPU which acts as a APU RAM is shared (Was: So memory bandwidth is no issue at all) Mild Shock <janburse@fastmail.fm> - 2026-07-16 17:07 +0200
          Re: For iGPU which acts as a APU RAM is shared (Was: So memory bandwidth is no issue at all) Bobauk Modenov <bo@modoadb.ru> - 2026-07-16 17:45 +0000
            Village Idiot wants 8088 back [Puting Troll] (Was: For iGPU which acts as a APU RAM is shared) Mild Shock <janburse@fastmail.fm> - 2026-07-16 23:02 +0200
              VT100 25 x 80 terminal = 2000 Bytes (Was: Village Idiot wants 8088 back [Puting Troll]) Mild Shock <janburse@fastmail.fm> - 2026-07-16 23:08 +0200

csiph-web