Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1722994 > unrolled thread
| Started by | Philipp Rossak <embed3d@gmail.com> |
|---|---|
| First post | 2017-08-30 05:10 +0200 |
| Last post | 2017-08-30 05:10 +0200 |
| Articles | 4 — 2 participants |
Back to article view | Back to linux.kernel
[PATCH 0/7] [DTS] enable hardware for Nanopi M1 & Nanopi M1 Plus Philipp Rossak <embed3d@gmail.com> - 2017-08-30 05:10 +0200
[PATCH 6/7] ARM: dts: sun8i: h3: Adding UART3 RTS and CTS Pins Philipp Rossak <embed3d@gmail.com> - 2017-08-30 05:10 +0200
Re: [PATCH 6/7] ARM: dts: sun8i: h3: Adding UART3 RTS and CTS Pins Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-09-01 15:00 +0200
[PATCH 5/7] ARM: dts: sun8i: h3: Enable dwmac-sun8i on the Nanopi M1 Philipp Rossak <embed3d@gmail.com> - 2017-08-30 05:10 +0200
| From | Philipp Rossak <embed3d@gmail.com> |
|---|---|
| Date | 2017-08-30 05:10 +0200 |
| Subject | [PATCH 0/7] [DTS] enable hardware for Nanopi M1 & Nanopi M1 Plus |
| Message-ID | <uk1y9-2Ub-7@gated-at.bofh.it> |
From: Philipp Rossak <embed3d@gmail.com> This Patchseries enables the IR controller and the dwmac-sun8i on the Friendlyarm Nanopi M1 and Friendlyarm Nanopi M1 Plus boards. On the Nanopi M1 Plus additionally the BT/Wifi module is activated. Philipp Rossak (7): ARM: dts: sun8i: h3: nanopi-m1: Enable IR controller ARM: dts: sun8i: h3: nanopi-m1-plus: Enable IR controller ARM: dts: sun8i: h3: Enable dwmac-sun8i on the Nanopi M1 Plus ARM: dts: sun8i: h3: Enable AP6212 WiFi on mmc1 on Nanopi M1 Plus ARM: dts: sun8i: h3: Enable dwmac-sun8i on the Nanopi M1 ARM: dts: sun8i: h3: Adding UART3 RTS and CTS Pins ARM: dts: sun8i: h3: Enable AP6212 BT on uart3 on Nanopi M1 Plus arch/arm/boot/dts/sun8i-h3-nanopi-m1-plus.dts | 80 +++++++++++++++++++++++++++ arch/arm/boot/dts/sun8i-h3-nanopi-m1.dts | 17 ++++++ arch/arm/boot/dts/sunxi-h3-h5.dtsi | 5 ++ 3 files changed, 102 insertions(+) -- 2.7.4
[toc] | [next] | [standalone]
| From | Philipp Rossak <embed3d@gmail.com> |
|---|---|
| Date | 2017-08-30 05:10 +0200 |
| Subject | [PATCH 6/7] ARM: dts: sun8i: h3: Adding UART3 RTS and CTS Pins |
| Message-ID | <uk1ya-2Ub-21@gated-at.bofh.it> |
| In reply to | #1722994 |
From: Philipp Rossak <embed3d@gmail.com>
This node adds the definition for the UART3 RTS and CTS Pins
That makes it able to use UART3 with RTS and CTS.
Signed-off-by: Philipp Rossak <embed3d@gmail.com>
---
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/arch/arm/boot/dts/sunxi-h3-h5.dtsi b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
index d38282b..7f750ef 100644
--- a/arch/arm/boot/dts/sunxi-h3-h5.dtsi
+++ b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
@@ -381,6 +381,11 @@
pins = "PA13", "PA14";
function = "uart3";
};
+
+ uart3_rts_cts_pins: uart3_rts_cts {
+ pins = "PA15", "PA16";
+ function = "uart3";
+ };
};
timer@01c20c00 {
--
2.7.4
[toc] | [prev] | [next] | [standalone]
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Date | 2017-09-01 15:00 +0200 |
| Subject | Re: [PATCH 6/7] ARM: dts: sun8i: h3: Adding UART3 RTS and CTS Pins |
| Message-ID | <ukTIe-4O6-13@gated-at.bofh.it> |
| In reply to | #1722995 |
[Multipart message — attachments visible in raw view] — view raw
On Wed, Aug 30, 2017 at 05:01:09AM +0200, Philipp Rossak wrote: > From: Philipp Rossak <embed3d@gmail.com> > > This node adds the definition for the UART3 RTS and CTS Pins > > That makes it able to use UART3 with RTS and CTS. > > Signed-off-by: Philipp Rossak <embed3d@gmail.com> Queued for 4.15, thanks Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
[toc] | [prev] | [next] | [standalone]
| From | Philipp Rossak <embed3d@gmail.com> |
|---|---|
| Date | 2017-08-30 05:10 +0200 |
| Subject | [PATCH 5/7] ARM: dts: sun8i: h3: Enable dwmac-sun8i on the Nanopi M1 |
| Message-ID | <uk1ya-2Ub-25@gated-at.bofh.it> |
| In reply to | #1722994 |
From: Philipp Rossak <embed3d@gmail.com>
The dwmac-sun8i hardware is present on the Nanopi M1.
It uses the internal PHY.
Signed-off-by: Philipp Rossak <embed3d@gmail.com>
---
arch/arm/boot/dts/sun8i-h3-nanopi-m1.dts | 11 +++++++++++
1 file changed, 11 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-h3-nanopi-m1.dts b/arch/arm/boot/dts/sun8i-h3-nanopi-m1.dts
index 3a2ccdb..c77fbca 100644
--- a/arch/arm/boot/dts/sun8i-h3-nanopi-m1.dts
+++ b/arch/arm/boot/dts/sun8i-h3-nanopi-m1.dts
@@ -45,6 +45,10 @@
/ {
model = "FriendlyArm NanoPi M1";
compatible = "friendlyarm,nanopi-m1", "allwinner,sun8i-h3";
+
+ aliases {
+ ethernet0 = &emac;
+ };
};
&ehci1 {
@@ -55,6 +59,13 @@
status = "okay";
};
+&emac {
+ phy-handle = <&int_mii_phy>;
+ phy-mode = "mii";
+ allwinner,leds-active-low;
+ status = "okay";
+};
+
&ir {
pinctrl-names = "default";
pinctrl-0 = <&ir_pins_a>;
--
2.7.4
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web