Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1603986 > unrolled thread
| Started by | valmiki <valmikibow@gmail.com> |
|---|---|
| First post | 2017-03-19 15:20 +0100 |
| Last post | 2017-03-23 15:20 +0100 |
| Articles | 4 — 2 participants |
Back to article view | Back to linux.kernel
Purpose of PCI address in ranges property valmiki <valmikibow@gmail.com> - 2017-03-19 15:20 +0100
Re: Purpose of PCI address in ranges property Arnd Bergmann <arnd@arndb.de> - 2017-03-19 23:00 +0100
Re: Purpose of PCI address in ranges property valmiki <valmikibow@gmail.com> - 2017-03-23 04:10 +0100
Re: Purpose of PCI address in ranges property Arnd Bergmann <arnd@arndb.de> - 2017-03-23 15:20 +0100
| From | valmiki <valmikibow@gmail.com> |
|---|---|
| Date | 2017-03-19 15:20 +0100 |
| Subject | Purpose of PCI address in ranges property |
| Message-ID | <tmJQB-6RR-5@gated-at.bofh.it> |
Hi, When ranges property is being parsed using of_pci_get_host_bridge_resources, the pci address is being used for calculating the offset for pci_add_resource_offset. What is this offset for ? So the cpu address is being used for programming memory base and limit registers ? Thanks & Regards, Valmiki
[toc] | [next] | [standalone]
| From | Arnd Bergmann <arnd@arndb.de> |
|---|---|
| Date | 2017-03-19 23:00 +0100 |
| Message-ID | <tmR1M-3jO-9@gated-at.bofh.it> |
| In reply to | #1603986 |
On Sun, Mar 19, 2017 at 3:14 PM, valmiki <valmikibow@gmail.com> wrote:
> Hi,
>
> When ranges property is being parsed using of_pci_get_host_bridge_resources,
> the pci address is being used for
> calculating the offset for pci_add_resource_offset.
>
> What is this offset for ?
>
> So the cpu address is being used for programming memory base and limit
> registers ?
Linux IORESOURCE_MEM resources are defined in terms of CPU addresses,
while PCI config space BAR registers are programmed with bus addresses.
These are often the same, but on some machines they are not, which results
in an offset that has to be used when accessing the BARs.
Arnd
[toc] | [prev] | [next] | [standalone]
| From | valmiki <valmikibow@gmail.com> |
|---|---|
| Date | 2017-03-23 04:10 +0100 |
| Message-ID | <to1ip-4sJ-11@gated-at.bofh.it> |
| In reply to | #1604095 |
On 3/20/2017 3:15 AM, Arnd Bergmann wrote: > On Sun, Mar 19, 2017 at 3:14 PM, valmiki <valmikibow@gmail.com> wrote: >> Hi, >> >> When ranges property is being parsed using of_pci_get_host_bridge_resources, >> the pci address is being used for >> calculating the offset for pci_add_resource_offset. >> >> What is this offset for ? >> >> So the cpu address is being used for programming memory base and limit >> registers ? > > Linux IORESOURCE_MEM resources are defined in terms of CPU addresses, > while PCI config space BAR registers are programmed with bus addresses. > These are often the same, but on some machines they are not, which results > in an offset that has to be used when accessing the BARs. > Thanks Arnd. So mem base and limit registers of RP are programmed with CPU addresses, and EP BARs are programmed with PCI bus addresses ? So when will this offset be used, only when RP assigns BAR's to RP ? Regards, Valmiki
[toc] | [prev] | [next] | [standalone]
| From | Arnd Bergmann <arnd@arndb.de> |
|---|---|
| Date | 2017-03-23 15:20 +0100 |
| Message-ID | <tobKN-3j2-3@gated-at.bofh.it> |
| In reply to | #1607149 |
On Thu, Mar 23, 2017 at 3:59 AM, valmiki <valmikibow@gmail.com> wrote:
> On 3/20/2017 3:15 AM, Arnd Bergmann wrote:
>>
>> On Sun, Mar 19, 2017 at 3:14 PM, valmiki <valmikibow@gmail.com> wrote:
>>>
>>> Hi,
>>>
>>> When ranges property is being parsed using
>>> of_pci_get_host_bridge_resources,
>>> the pci address is being used for
>>> calculating the offset for pci_add_resource_offset.
>>>
>>> What is this offset for ?
>>>
>>> So the cpu address is being used for programming memory base and limit
>>> registers ?
>>
>>
>> Linux IORESOURCE_MEM resources are defined in terms of CPU addresses,
>> while PCI config space BAR registers are programmed with bus addresses.
>> These are often the same, but on some machines they are not, which results
>> in an offset that has to be used when accessing the BARs.
>>
> Thanks Arnd. So mem base and limit registers of RP are programmed with CPU
> addresses,
> and EP BARs are programmed with PCI bus addresses ?
> So when will this offset be used, only when RP assigns BAR's to RP ?
I think depending on your platform, we either assign the BARs or we
read the ones that the firmware has assigned, and either way the
offset has to be applied in or way or the other.
Arnd
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web