Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1654034 > unrolled thread

Re: [PATCH 0/9] Add support for the pin controllers on the Marvell Armada 7K/8K

Started byThomas Petazzoni <thomas.petazzoni@free-electrons.com>
First post2017-05-31 11:20 +0200
Last post2017-05-31 11:20 +0200
Articles 1 — 1 participant

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  Re: [PATCH 0/9] Add support for the pin controllers on the Marvell  Armada 7K/8K Thomas Petazzoni <thomas.petazzoni@free-electrons.com> - 2017-05-31 11:20 +0200

#1654034 — Re: [PATCH 0/9] Add support for the pin controllers on the Marvell Armada 7K/8K

FromThomas Petazzoni <thomas.petazzoni@free-electrons.com>
Date2017-05-31 11:20 +0200
SubjectRe: [PATCH 0/9] Add support for the pin controllers on the Marvell Armada 7K/8K
Message-ID<tN7Xk-2RF-11@gated-at.bofh.it>
Hello,

On Fri, 19 May 2017 18:04:42 +0200, Gregory CLEMENT wrote:

> Gregory CLEMENT (6):
>   MAINTAINERS: extend mvebu SoC entry with pinctrl drivers
>   pinctrl: dt-bindings: add documentation for AP806 pin controllers
>   pinctrl: dt-bindings: add documentation for CP110 pin controllers
>   pinctrl: mvebu: remove the offset property for regmap
>   arm64: marvell: enable the Armada 7K/8K pinctrl driver
>   arm64: dts: marvell: add pinctrl support for Armada 7K/8K
> 
> Hanna Hawa (2):
>   pinctrl: mvebu: add driver for Armada AP806 pinctrl
>   pinctrl: mvebu: add driver for Armada CP110 pinctrl
> 
> Russell King (1):
>   pinctrl: avoid PLAT_ORION dependency

I have tested the combination of your four series (touching clock,
pinmux and gpio) on Armada 8K MacchiatoBin, and I was able to validate
that the CP110 pinmuxing works as expected.

I used MPP37 and MPP38, which I was able to configure as GPIO or I2C0,
and validate that they are working as GPIOs and as I2C0.

I was however unable to test the AP MPPs due to the lack of access to
such pins.

Best regards,

Thomas
-- 
Thomas Petazzoni, CTO, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com

[toc] | [standalone]


Back to top | Article view | linux.kernel


csiph-web