Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1654034
| From | Thomas Petazzoni <thomas.petazzoni@free-electrons.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 0/9] Add support for the pin controllers on the Marvell Armada 7K/8K |
| Date | 2017-05-31 11:20 +0200 |
| Message-ID | <tN7Xk-2RF-11@gated-at.bofh.it> (permalink) |
| References | <tISDv-4BS-7@gated-at.bofh.it> |
| Organization | Free Electrons |
Hello, On Fri, 19 May 2017 18:04:42 +0200, Gregory CLEMENT wrote: > Gregory CLEMENT (6): > MAINTAINERS: extend mvebu SoC entry with pinctrl drivers > pinctrl: dt-bindings: add documentation for AP806 pin controllers > pinctrl: dt-bindings: add documentation for CP110 pin controllers > pinctrl: mvebu: remove the offset property for regmap > arm64: marvell: enable the Armada 7K/8K pinctrl driver > arm64: dts: marvell: add pinctrl support for Armada 7K/8K > > Hanna Hawa (2): > pinctrl: mvebu: add driver for Armada AP806 pinctrl > pinctrl: mvebu: add driver for Armada CP110 pinctrl > > Russell King (1): > pinctrl: avoid PLAT_ORION dependency I have tested the combination of your four series (touching clock, pinmux and gpio) on Armada 8K MacchiatoBin, and I was able to validate that the CP110 pinmuxing works as expected. I used MPP37 and MPP38, which I was able to configure as GPIO or I2C0, and validate that they are working as GPIOs and as I2C0. I was however unable to test the AP MPPs due to the lack of access to such pins. Best regards, Thomas -- Thomas Petazzoni, CTO, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH 0/9] Add support for the pin controllers on the Marvell Armada 7K/8K Thomas Petazzoni <thomas.petazzoni@free-electrons.com> - 2017-05-31 11:20 +0200
csiph-web