Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1635454 > unrolled thread

Re: [PATCH] clk: tegra: fix SS control on PLL enable/disable

Started byPeter De Schrijver <pdeschrijver@nvidia.com>
First post2017-05-04 09:50 +0200
Last post2017-05-04 09:50 +0200
Articles 1 — 1 participant

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  Re: [PATCH] clk: tegra: fix SS control on PLL enable/disable Peter De Schrijver <pdeschrijver@nvidia.com> - 2017-05-04 09:50 +0200

#1635454 — Re: [PATCH] clk: tegra: fix SS control on PLL enable/disable

FromPeter De Schrijver <pdeschrijver@nvidia.com>
Date2017-05-04 09:50 +0200
SubjectRe: [PATCH] clk: tegra: fix SS control on PLL enable/disable
Message-ID<tDjGq-p9-23@gated-at.bofh.it>
On Fri, Apr 21, 2017 at 07:38:48PM -0700, Stephen Boyd wrote:
> On 04/20, Peter De Schrijver wrote:
> > PLL SS was only controlled when setting the PLL rate, not when the PLL
> > itself is enabled or disabled. This means that if the PLL rate was set
> > before the PLL is enabled, SS will not be enabled, even when configured.
> > 
> > Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
> 
> Fixes tag? Or this isn't a problem right now, just future fix?
> 

This isn't a problem right now, at least noone complained about it.

Peter.

[toc] | [standalone]


Back to top | Article view | linux.kernel


csiph-web