Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1471926 > unrolled thread
| Started by | Shanker Donthineni <shankerd@codeaurora.org> |
|---|---|
| First post | 2016-08-29 17:40 +0200 |
| Last post | 2016-08-30 10:50 +0200 |
| Articles | 2 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH] irqchip/gicv3-its: Enable cacheable attribute Read-allocate hints Shanker Donthineni <shankerd@codeaurora.org> - 2016-08-29 17:40 +0200
Re: [PATCH] irqchip/gicv3-its: Enable cacheable attribute Read-allocate hints Marc Zyngier <marc.zyngier@arm.com> - 2016-08-30 10:50 +0200
| From | Shanker Donthineni <shankerd@codeaurora.org> |
|---|---|
| Date | 2016-08-29 17:40 +0200 |
| Subject | Re: [PATCH] irqchip/gicv3-its: Enable cacheable attribute Read-allocate hints |
| Message-ID | <sbwPf-BA-3@gated-at.bofh.it> |
Marc, Are you planning to push this change? I talked to Qualcomm ITS hw team and they told me nice to have this change even though we see a small gain. Shanker On 07/12/2016 08:32 AM, Shanker Donthineni wrote: > Hi Marc, > > On 07/12/2016 03:09 AM, Marc Zyngier wrote: >> Hi Shanker, >> >> On 12/07/16 04:36, Shanker Donthineni wrote: >>> Read-allocation hints are not enabled for both the GIC-ITS and GICR >>> tables. This forces the hardware to always read the table contents >>> from an external memory (DDR) which is slow compared to cache memory. >>> Most of the tables are often read by hardware. So, it's better to >>> enable Read-allocate hints in addition to Write-allocate hints in >>> order to improve the GICR_PEND, GICR_PROP, Collection, Device, and >>> vCPU tables lookup time. >> While I'm not opposed to such a change, I'd like to see some evidence >> that this actually makes a difference. Have you measured an improvement >> on a particular implementation? If so, could you share your benchmarking >> method so that it could be be measured on others as well? > I have seen at least 5% performance gain when I was testing direct > VLPI feature > on Qualcomm emulation platforms. On Silicon, this gain is not noticeable. > > >> Thanks, >> >> M. > -- Shanker Donthineni Qualcomm Datacenter Technologies, Inc. as an affiliate of Qualcomm Technologies, Inc. Qualcomm Technologies, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.
[toc] | [next] | [standalone]
| From | Marc Zyngier <marc.zyngier@arm.com> |
|---|---|
| Date | 2016-08-30 10:50 +0200 |
| Message-ID | <sbMU2-2tK-11@gated-at.bofh.it> |
| In reply to | #1471926 |
On 29/08/16 16:35, Shanker Donthineni wrote: > Marc, > > Are you planning to push this change? I talked to Qualcomm ITS hw team > and they told me nice to have this change even though we see a small gain. Hi Shanker, As I asked before, I'd like to know what is the actual gain on real HW, and how you measured it, so that I can try and make sure this doesn't introduce regressions on other implementations. If it does, then we'll probably have to quirk it. Thanks, M. -- Jazz is not dead. It just smells funny...
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web