Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1350787 > unrolled thread
| Started by | Rob Herring <robh@kernel.org> |
|---|---|
| First post | 2016-03-05 05:30 +0100 |
| Last post | 2016-03-05 05:30 +0100 |
| Articles | 1 — 1 participant |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH 2/5] Documentation: dt: socfpga: Add Altera Arri10 L2 cache binding Rob Herring <robh@kernel.org> - 2016-03-05 05:30 +0100
| From | Rob Herring <robh@kernel.org> |
|---|---|
| Date | 2016-03-05 05:30 +0100 |
| Subject | Re: [PATCH 2/5] Documentation: dt: socfpga: Add Altera Arri10 L2 cache binding |
| Message-ID | <r9c0Q-H5-87@gated-at.bofh.it> |
On Tue, Mar 01, 2016 at 10:38:18AM -0600, tthayer@opensource.altera.com wrote: > From: Thor Thayer <tthayer@opensource.altera.com> > > Add the device tree binding string needed to support the Altera L2 > cache on the Arria10 chip. > > Signed-off-by: Thor Thayer <tthayer@opensource.altera.com> > --- > .../bindings/arm/altera/socfpga-eccmgr.txt | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) Acked-by: Rob Herring <robh@kernel.org>
Back to top | Article view | linux.kernel
csiph-web