Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1738755
| Path | csiph.com!news.redatomik.org!aioe.org!bofh.it!news.nic.it!robomod |
|---|---|
| From | Vinod Koul <vinod.koul@intel.com> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v4] dmaengine: qcom-bam: Process multiple pending descriptors |
| Date | Mon, 25 Sep 2017 08:20:02 +0200 |
| Message-ID | <utuUh-2ui-3@gated-at.bofh.it> (permalink) |
| References | <ujtPQ-78t-5@gated-at.bofh.it> |
| X-Original-To | Sricharan R <sricharan@codeaurora.org> |
| X-Extloop1 | 1 |
| X-Ironport-Av | E=Sophos;i="5.42,435,1500966000"; d="scan'208";a="1223244859" |
| MIME-Version | 1.0 |
| Content-Type | text/plain; charset=us-ascii |
| Content-Disposition | inline |
| User-Agent | Mutt/1.5.24 (2015-08-30) |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 64 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | absahu@codeaurora.org, andy.gross@linaro.org, david.brown@linaro.org, dan.j.williams@intel.com, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, dmaengine-owner@vger.kernel.org, stanimir.varbanov@linaro.org, architt@codeaurora.org |
| X-Original-Date | Mon, 25 Sep 2017 11:50:55 +0530 |
| X-Original-Message-ID | <20170925062055.GA30097@localhost> |
| X-Original-References | <1503932424-4527-1-git-send-email-sricharan@codeaurora.org> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1738755 |
Show key headers only | View raw
On Mon, Aug 28, 2017 at 08:30:24PM +0530, Sricharan R wrote: > The bam dmaengine has a circular FIFO to which we > add hw descriptors that describes the transaction. > The FIFO has space for about 4096 hw descriptors. > > Currently we add one descriptor and wait for it to > complete with interrupt and then add the next pending > descriptor. In this way, the FIFO is underutilized > since only one descriptor is processed at a time, although > there is space in FIFO for the BAM to process more. > > Instead keep adding descriptors to FIFO till its full, > that allows BAM to continue to work on the next descriptor > immediately after signalling completion interrupt for the > previous descriptor. > > Also when the client has not set the DMA_PREP_INTERRUPT for > a descriptor, then do not configure BAM to trigger a interrupt > upon completion of that descriptor. This way we get a interrupt > only for the descriptor for which DMA_PREP_INTERRUPT was > requested and there signal completion of all the previous completed > descriptors. So we still do callbacks for all requested descriptors, > but just that the number of interrupts are reduced. > > CURRENT: > > ------ ------- --------------- > |DES 0| |DESC 1| |DESC 2 + INT | > ------ ------- --------------- > | | | > | | | > INTERRUPT: (INT) (INT) (INT) > CALLBACK: (CB) (CB) (CB) > > MTD_SPEEDTEST READ PAGE: 3560 KiB/s > MTD_SPEEDTEST WRITE PAGE: 2664 KiB/s > IOZONE READ: 2456 KB/s > IOZONE WRITE: 1230 KB/s > > bam dma interrupts (after tests): 96508 > > CHANGE: > > ------ ------- ------------- > |DES 0| |DESC 1 |DESC 2 + INT | > ------ ------- -------------- > | > | > (INT) > (CB for 0, 1, 2) > > MTD_SPEEDTEST READ PAGE: 3860 KiB/s > MTD_SPEEDTEST WRITE PAGE: 2837 KiB/s > IOZONE READ: 2677 KB/s > IOZONE WRITE: 1308 KB/s > > bam dma interrupts (after tests): 58806 Applied, thanks. Sorry for the delay, bad timing I guess :) -- ~Vinod
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
Re: [PATCH v4] dmaengine: qcom-bam: Process multiple pending descriptors Vinod Koul <vinod.koul@intel.com> - 2017-09-25 08:20 +0200 Re: [PATCH v4] dmaengine: qcom-bam: Process multiple pending descriptors Sricharan R <sricharan@codeaurora.org> - 2017-09-25 09:00 +0200
csiph-web