Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag, PCI_DEV_FLAGS_NO_RELAXED_ORDERING

Path	csiph.com!news.mixmin.net!aioe.org!bofh.it!news.nic.it!robomod
From	"Raj, Ashok" <ashok.raj@intel.com>
Newsgroups	linux.kernel
Subject	Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag, PCI_DEV_FLAGS_NO_RELAXED_ORDERING
Date	Wed, 09 Aug 2017 20:10:02 +0200
Message-ID	<ucDAC-2mx-19@gated-at.bofh.it> (permalink)
References	<ub1xo-1Ae-13@gated-at.bofh.it> <ub1xo-1Ae-19@gated-at.bofh.it> <ucm6K-73w-11@gated-at.bofh.it> <ucBIu-1bh-15@gated-at.bofh.it> <ucCle-1qq-35@gated-at.bofh.it>
X-Original-To	Casey Leedom <leedom@chelsio.com>
X-Extloop1	1
X-Ironport-Av	E=Sophos;i="5.41,348,1498546800"; d="scan'208";a="135579059"
MIME-Version	1.0
Content-Type	text/plain; charset=us-ascii
Content-Disposition	inline
User-Agent	Mutt/1.5.24 (2015-08-30)
Sender	robomod@news.nic.it
List-ID	<linux-kernel.vger.kernel.org>
X-Mailing-List	linux-kernel@vger.kernel.org
Approved	robomod@news.nic.it
Lines	18
Organization	linux.* mail to news gateway
X-Original-Cc	Bjorn Helgaas <helgaas@kernel.org>, Ding Tianhong <dingtianhong@huawei.com>, "bhelgaas@google.com" <bhelgaas@google.com>, Michael Werner <werner@chelsio.com>, Ganesh GR <ganeshgr@chelsio.com>, "asit.k.mallick@intel.com" <asit.k.mallick@intel.com>, "patrick.j.cramer@intel.com" <patrick.j.cramer@intel.com>, "Suravee.Suthikulpanit@amd.com" <Suravee.Suthikulpanit@amd.com>, "Bob.Shaw@amd.com" <Bob.Shaw@amd.com>, "l.stach@pengutronix.de" <l.stach@pengutronix.de>, "amira@mellanox.com" <amira@mellanox.com>, "gabriele.paoloni@huawei.com" <gabriele.paoloni@huawei.com>, "David.Laight@aculab.com" <David.Laight@aculab.com>, "jeffrey.t.kirsher@intel.com" <jeffrey.t.kirsher@intel.com>, "catalin.marinas@arm.com" <catalin.marinas@arm.com>, "will.deacon@arm.com" <will.deacon@arm.com>, "mark.rutland@arm.com" <mark.rutland@arm.com>, "robin.murphy@arm.com" <robin.murphy@arm.com>, "davem@davemloft.net" <davem@davemloft.net>, "alexander.duyck@gmail.com" <alexander.duyck@gmail.com>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, "netdev@vger.kernel.org" <netdev@vger.kernel.org>, "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "linuxarm@huawei.com" <linuxarm@huawei.com>, ashok.raj@intel.com
X-Original-Date	Wed, 9 Aug 2017 11:00:08 -0700
X-Original-Message-ID	<20170809180007.GA9100@otc-nc-03>
X-Original-References	<1501917313-9812-1-git-send-email-dingtianhong@huawei.com> <1501917313-9812-2-git-send-email-dingtianhong@huawei.com> <20170808232200.GO16580@bhelgaas-glaptop.roam.corp.google.com> <20170809155841.GA8675@otc-nc-03> <MWHPR12MB1600E9D94E74E1DECC192097C88B0@MWHPR12MB1600.namprd12.prod.outlook.com>
X-Original-Sender	linux-kernel-owner@vger.kernel.org
Xref	csiph.com linux.kernel:1707647

Show key headers only | View raw

On Wed, Aug 09, 2017 at 04:46:07PM +0000, Casey Leedom wrote:
> | From: Raj, Ashok <ashok.raj@intel.com>
> | Sent: Wednesday, August 9, 2017 8:58 AM
> | ...
> | As Casey pointed out in an earlier thread, we choose the heavy hammer
> | approach because there are some that can lead to data-corruption as opposed
> | to perf degradation.
> 
> Careful.  As far as I'm aware, there is no Data Corruption problem
> whatsoever with Intel Root Ports and processing of Transaction Layer Packets
> with and without the Relaxed Ordering Attribute set.

That's right.. no data-corruption on Intel parts :-).. It was with
other vendor. Only performance issue with intel root-ports in the parts
identified by the optimization guide. 

Cheers,
AShok

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

[PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag, PCI_DEV_FLAGS_NO_RELAXED_ORDERING Ding Tianhong <dingtianhong@huawei.com> - 2017-08-05 09:20 +0200
  Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag,  PCI_DEV_FLAGS_NO_RELAXED_ORDERING Bjorn Helgaas <helgaas@kernel.org> - 2017-08-09 01:30 +0200
    Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag,  PCI_DEV_FLAGS_NO_RELAXED_ORDERING Casey Leedom <leedom@chelsio.com> - 2017-08-09 03:50 +0200
      Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag,  PCI_DEV_FLAGS_NO_RELAXED_ORDERING Bjorn Helgaas <helgaas@kernel.org> - 2017-08-09 05:10 +0200
        Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag,  PCI_DEV_FLAGS_NO_RELAXED_ORDERING Ding Tianhong <dingtianhong@huawei.com> - 2017-08-09 14:20 +0200
    Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag,  PCI_DEV_FLAGS_NO_RELAXED_ORDERING "Raj, Ashok" <ashok.raj@intel.com> - 2017-08-09 18:10 +0200
      Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag,  PCI_DEV_FLAGS_NO_RELAXED_ORDERING Casey Leedom <leedom@chelsio.com> - 2017-08-09 18:50 +0200
        Re: [PATCH v9 1/4] PCI: Add new PCIe Fabric End Node flag,  PCI_DEV_FLAGS_NO_RELAXED_ORDERING "Raj, Ashok" <ashok.raj@intel.com> - 2017-08-09 20:10 +0200

csiph-web