Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1693445
| Path | csiph.com!news.redatomik.org!news.albasani.net!news.mixmin.net!news.unit0.net!news.panservice.it!bofh.it!news.nic.it!robomod |
|---|---|
| From | Chen-Yu Tsai <wens@csie.org> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v2 01/10] clk: sunxi-ng: Add interface to query or configure MMC timing modes. |
| Date | Fri, 21 Jul 2017 09:30:02 +0200 |
| Message-ID | <u5AxQ-1LL-9@gated-at.bofh.it> (permalink) |
| References | <u5aDn-1w5-3@gated-at.bofh.it> <u5aDp-1w5-19@gated-at.bofh.it> <u5Aoa-1Ir-9@gated-at.bofh.it> |
| X-Original-To | Maxime Ripard <maxime.ripard@free-electrons.com> |
| X-Gm-Message-State | AIVw111Tk5iAaPxR6D/tyjlCpmOdz4Oc9WHn9kCJRLQe330LoOOIGOCe ICHYOFz1gSi47qpM1jVdWmc9OQSQTA== |
| X-Received | by 10.107.134.232 with SMTP id q101mr6769477ioi.267.1500621815807; Fri, 21 Jul 2017 00:23:35 -0700 (PDT) |
| MIME-Version | 1.0 |
| X-Gmail-Original-Message-ID | <CAGb2v66zbRGvttnP9Ho61WMJEOa1atb_nZ5rsLNeV2LwsCRa3w@mail.gmail.com> |
| Content-Type | text/plain; charset="UTF-8" |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 72 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | Chen-Yu Tsai <wens@csie.org>, Ulf Hansson <ulf.hansson@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@codeaurora.org>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, linux-arm-kernel <linux-arm-kernel@lists.infradead.org>, "linux-mmc@vger.kernel.org" <linux-mmc@vger.kernel.org>, linux-clk <linux-clk@vger.kernel.org>, devicetree <devicetree@vger.kernel.org>, linux-kernel <linux-kernel@vger.kernel.org>, linux-sunxi <linux-sunxi@googlegroups.com> |
| X-Original-Date | Fri, 21 Jul 2017 15:23:15 +0800 |
| X-Original-Message-ID | <CAGb2v66zbRGvttnP9Ho61WMJEOa1atb_nZ5rsLNeV2LwsCRa3w@mail.gmail.com> |
| X-Original-References | <20170720034452.15920-1-wens@csie.org> <20170720034452.15920-2-wens@csie.org> <20170721071810.7nlwdzqno56cdax3@flea> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1693445 |
Show key headers only | View raw
On Fri, Jul 21, 2017 at 3:18 PM, Maxime Ripard <maxime.ripard@free-electrons.com> wrote: > Hi, > > On Thu, Jul 20, 2017 at 11:44:43AM +0800, Chen-Yu Tsai wrote: >> Starting with the A83T SoC, Allwinner introduced a new timing mode for >> its MMC clocks. The new mode changes how the MMC controller sample and >> output clocks are delayed to match chip and board specifics. There are >> two controls for this, one on the CCU side controlling how the clocks >> behave, and one in the MMC controller controlling what inputs to take >> and how to route them. >> >> In the old mode, the MMC clock had 2 child clocks providing the output >> and sample clocks, which could be delayed by a number of clock cycles >> measured from the MMC clock's parent. >> >> With the new mode, the 2 delay clocks are no longer active. Instead, >> the delays and associated controls are moved into the MMC controller. >> The output of the MMC clock is also halved. >> >> The difference in how things are wired between the modes means that the >> clock controls and the MMC controls must match. To achieve this in a >> clear, explicit way, we introduce two functions for the MMC driver to >> use: one queries the hardware for the current mode set, and the other >> allows the MMC driver to request a mode. >> >> Signed-off-by: Chen-Yu Tsai <wens@csie.org> >> --- >> drivers/clk/sunxi-ng/Makefile | 1 + >> drivers/clk/sunxi-ng/ccu_common.h | 5 +++ >> drivers/clk/sunxi-ng/ccu_mmc_timing.c | 73 +++++++++++++++++++++++++++++++++++ >> include/linux/clk/sunxi-ng.h | 35 +++++++++++++++++ >> 4 files changed, 114 insertions(+) >> create mode 100644 drivers/clk/sunxi-ng/ccu_mmc_timing.c >> create mode 100644 include/linux/clk/sunxi-ng.h >> >> diff --git a/drivers/clk/sunxi-ng/Makefile b/drivers/clk/sunxi-ng/Makefile >> index 0c45fa50283d..45a5910379a5 100644 >> --- a/drivers/clk/sunxi-ng/Makefile >> +++ b/drivers/clk/sunxi-ng/Makefile >> @@ -1,5 +1,6 @@ >> # Common objects >> lib-$(CONFIG_SUNXI_CCU) += ccu_common.o >> +lib-$(CONFIG_SUNXI_CCU) += ccu_mmc_timing.o >> lib-$(CONFIG_SUNXI_CCU) += ccu_reset.o >> >> # Base clock types >> diff --git a/drivers/clk/sunxi-ng/ccu_common.h b/drivers/clk/sunxi-ng/ccu_common.h >> index d6fdd7a789aa..1e2761c53f06 100644 >> --- a/drivers/clk/sunxi-ng/ccu_common.h >> +++ b/drivers/clk/sunxi-ng/ccu_common.h >> @@ -23,6 +23,11 @@ >> #define CCU_FEATURE_FIXED_POSTDIV BIT(3) >> #define CCU_FEATURE_ALL_PREDIV BIT(4) >> #define CCU_FEATURE_LOCK_REG BIT(5) >> +#define CCU_FEATURE_MMC_TIMING_SWITCH BIT(6) >> +#define CCU_FEATURE_MMC_ALWAYS_NEW BIT(7) > > Didn't we agree on removing that flag? Indeed. I thought I had finished the cleanup. But apparently I didn't. Sorry about that. ChenYu > > Maxime > > -- > Maxime Ripard, Free Electrons > Embedded Linux and Kernel engineering > http://free-electrons.com
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v2 01/10] clk: sunxi-ng: Add interface to query or configure MMC timing modes. Chen-Yu Tsai <wens@csie.org> - 2017-07-20 05:50 +0200
Re: [PATCH v2 01/10] clk: sunxi-ng: Add interface to query or configure MMC timing modes. Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-07-21 09:20 +0200
Re: [PATCH v2 01/10] clk: sunxi-ng: Add interface to query or configure MMC timing modes. Chen-Yu Tsai <wens@csie.org> - 2017-07-21 09:30 +0200
csiph-web