Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1693444
| Path | csiph.com!aioe.org!bofh.it!news.nic.it!robomod |
|---|---|
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v2 05/10] mmc: sunxi: Support MMC DDR52 transfer mode with new timing mode |
| Date | Fri, 21 Jul 2017 09:30:02 +0200 |
| Message-ID | <u5AxQ-1LL-7@gated-at.bofh.it> (permalink) |
| References | <u5aDn-1w5-3@gated-at.bofh.it> <u5aDo-1w5-7@gated-at.bofh.it> |
| X-Original-To | Chen-Yu Tsai <wens@csie.org> |
| MIME-Version | 1.0 |
| Content-Type | multipart/signed; micalg=pgp-sha1; protocol="application/pgp-signature"; boundary="l5oxp2yqvksnbrtt" |
| Content-Disposition | inline |
| User-Agent | NeoMutt/20170714 (1.8.3) |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 48 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | Ulf Hansson <ulf.hansson@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@codeaurora.org>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, linux-arm-kernel@lists.infradead.org, linux-mmc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com |
| X-Original-Date | Fri, 21 Jul 2017 09:21:16 +0200 |
| X-Original-Message-ID | <20170721072116.bub4fxqq2zg6kj3t@flea> |
| X-Original-References | <20170720034452.15920-1-wens@csie.org> <20170720034452.15920-6-wens@csie.org> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1693444 |
Show key headers only | View raw
[Multipart message — attachments visible in raw view] - view raw
On Thu, Jul 20, 2017 at 11:44:47AM +0800, Chen-Yu Tsai wrote: > The MMC controller can support DDR52 transfers under the new timing > mode. According to the BSP kernel, the module clock has to be double > the card clock, regardless of the bus width. The default timings in > the hardware can be used. > > This also reworks the code setting the internal divider, getting rid > of a extra conditional. > > Signed-off-by: Chen-Yu Tsai <wens@csie.org> Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com> Thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v2 05/10] mmc: sunxi: Support MMC DDR52 transfer mode with new timing mode Chen-Yu Tsai <wens@csie.org> - 2017-07-20 05:50 +0200 Re: [PATCH v2 05/10] mmc: sunxi: Support MMC DDR52 transfer mode with new timing mode Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-07-21 09:30 +0200
csiph-web