Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1591703
| From | Rob Herring <robh@kernel.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v4 3/4] fpga dt: bindings for Altera Partial Reconfiguration IP. |
| Date | 2017-03-03 08:10 +0100 |
| Message-ID | <tgPvH-5Zw-5@gated-at.bofh.it> (permalink) |
| References | <tgBsJ-4MC-5@gated-at.bofh.it> <tgBsJ-4MC-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Thu, Mar 02, 2017 at 07:57:11AM -0800, matthew.gerlach@linux.intel.com wrote:
> From: Matthew Gerlach <matthew.gerlach@linux.intel.com>
>
> Device Tree bindings for Altera Partial Reconfiguration IP.
>
> v3: s/altr,pr-ip/altr,a10-pr-ip/
> v2: s/Reconfiguraion/Reconfiguration/
> ====================
The version info should go after the '---'. Otherwise,
Acked-by: Rob Herring <robh@kernel.org>
>
> Signed-off-by: Matthew Gerlach <matthew.gerlach@linux.intel.com>
> ---
> Documentation/devicetree/bindings/fpga/altera-pr-ip.txt | 12 ++++++++++++
> 1 file changed, 12 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
>
> diff --git a/Documentation/devicetree/bindings/fpga/altera-pr-ip.txt b/Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
> new file mode 100644
> index 0000000..52a294c
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
> @@ -0,0 +1,12 @@
> +Altera Arria10 Partial Reconfiguration IP
> +
> +Required properties:
> +- compatible : should contain "altr,a10-pr-ip"
> +- reg : base address and size for memory mapped io.
> +
> +Example:
> +
> + fpga_mgr: fpga-mgr@ff20c000 {
> + compatible = "altr,a10-pr-ip";
> + reg = <0xff20c000 0x10>;
> + };
> --
> 2.7.4
>
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v4 3/4] fpga dt: bindings for Altera Partial Reconfiguration IP. matthew.gerlach@linux.intel.com - 2017-03-02 17:10 +0100 Re: [PATCH v4 3/4] fpga dt: bindings for Altera Partial Reconfiguration IP. Rob Herring <robh@kernel.org> - 2017-03-03 08:10 +0100
csiph-web