Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1586017
| From | Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v3 7/8] arm64: dts: mt8173: move clock from phy node into port nodes |
| Date | 2017-02-22 10:40 +0100 |
| Message-ID | <tdByW-7Zb-29@gated-at.bofh.it> (permalink) |
| References | <tdAWd-7u3-3@gated-at.bofh.it> <tdAWe-7u3-37@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On 2/22/2017 11:55 AM, Chunfeng Yun wrote:
> there is a reference clock for each port, HighSpeed port is 48M,
> and SuperSpeed port is 26M which usually comes from 26M oscillator
> directly, but some SoCs is not. it is flexible to move it into port
... but on some SoCs does not?
> node.
>
> Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
[...]
MBR, Sergei
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v3 1/8] phy: phy-mt65xx-usb3: improve RX detection stable time Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 10:00 +0100
[PATCH v3 5/8] phy: phy-mt65xx-usb3: add support for new version phy Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 10:00 +0100
[PATCH v3 8/8] dt-bindings: phy-mt65xx-usb: add support for new version phy Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 10:00 +0100
Re: [PATCH v3 8/8] dt-bindings: phy-mt65xx-usb: add support for new version phy Rob Herring <robh@kernel.org> - 2017-02-27 23:40 +0100
[PATCH v3 2/8] phy: phy-mt65xx-usb3: increase LFPS filter threshold Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 10:00 +0100
[PATCH v3 7/8] arm64: dts: mt8173: move clock from phy node into port nodes Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 10:00 +0100
Re: [PATCH v3 7/8] arm64: dts: mt8173: move clock from phy node into port nodes Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> - 2017-02-22 10:40 +0100
Re: [PATCH v3 7/8] arm64: dts: mt8173: move clock from phy node into port nodes Chunfeng Yun <chunfeng.yun@mediatek.com> - 2017-02-22 11:50 +0100
csiph-web