Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1658578
| From | Peter Zijlstra <peterz@infradead.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 2/2] amd: uncore: Get correct number of cores sharing last level cache |
| Date | 2017-06-06 12:20 +0200 |
| Message-ID | <tPjKF-7nW-11@gated-at.bofh.it> (permalink) |
| References | <tPjKF-7nW-13@gated-at.bofh.it> <tPjKF-7nW-15@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Mon, Jun 05, 2017 at 11:13:19AM -0500, Janakarajan Natarajan wrote:
> + /*
> + * Iterate over Cache Topology Definition leaves until no
> + * more cache descriptions are available
> + */
> + while (1) {
> + cpuid_count(0x8000001d, cache_level,
> + &eax, &ebx, &ecx, &edx);
> + /*
> + * EAX[0:4] gives type of cache. 0 = No more caches
> + */
> + if ((eax & 0x1f) == 0)
> + break;
> + cache_level++;
> + prev_eax = eax;
> + }
> + nshared = ((prev_eax >> 14) & 0xfff) + 1;
Egads, could we pretty please write that in a less horrible fashion?
Maybe something like:
for (cache_level = 0; cache_level < 3; cache_level++) {
cpuid_count(0x8000001d, cache_level, &eax, &ebx, &ecx, &edx);
if ((eax & 0x1f) == 0) /* EAX[0:4] gives cache type */
break;
prev_eax = eax;
}
That way we'll not run off into the woods if CPUID goes funny (never
trust a BIOS/virt monkey).
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
Re: [PATCH 2/2] amd: uncore: Get correct number of cores sharing last level cache Peter Zijlstra <peterz@infradead.org> - 2017-06-06 12:20 +0200 Re: [PATCH 2/2] amd: uncore: Get correct number of cores sharing last level cache Borislav Petkov <bp@alien8.de> - 2017-06-06 19:50 +0200
csiph-web