Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1574389

[PATCH 0/9] ARM: sun5i: Cleanup and reorganisation of the DTSI

From Maxime Ripard <maxime.ripard@free-electrons.com>
Newsgroups linux.kernel
Subject [PATCH 0/9] ARM: sun5i: Cleanup and reorganisation of the DTSI
Date 2017-02-06 08:10 +0100
Message-ID <t7LB0-1HH-3@gated-at.bofh.it> (permalink)
Organization linux.* mail to news gateway

Show all headers | View raw


Hi,

Most of the sun5i DTSI have grown organically, some nodes being added to
SoC DTSI because they were not properly tested, some because old datasheet
were wrong, and some times because we were not even sure whether it could
be shared at all, or how to share it.

Now that we have much more details, we can use that opportunity to
refactor all our DTSI so that we reduce greatly the duplication, especially
with the GR8 DTSI.

Let me know what you think,
Maxime

Maxime Ripard (9):
  ARM: sun5i: A10s: Switch the EMAC pins indices
  ARM: sun5i: a10s: switch simple framebuffer indices
  ARM: sunxi: Rename pwm0_pins to match our usual pattern
  ARM: sun5i: Add UART2 pin group
  ARM: sun5i: Rename UART3 flow control pins
  ARM: sun5i: a13: Merge common controllers into the common DTSI
  ARM: sun5i: a10s: Merge common controllers into the common DTSI
  ARM: sun5i: r8: Merge common controllers into the common DTSI
  ARM: sun5i: gr8: Use common sun5i DTSI

 arch/arm/boot/dts/sun5i-a10s-olinuxino-micro.dts       |   4 +-
 arch/arm/boot/dts/sun5i-a10s-wobo-i5.dts               |   2 +-
 arch/arm/boot/dts/sun5i-a10s.dtsi                      |  76 +-
 arch/arm/boot/dts/sun5i-a13-empire-electronix-d709.dts |   2 +-
 arch/arm/boot/dts/sun5i-a13.dtsi                       | 139 +--
 arch/arm/boot/dts/sun5i-gr8-chip-pro.dts               |   2 +-
 arch/arm/boot/dts/sun5i-gr8-evb.dts                    |   2 +-
 arch/arm/boot/dts/sun5i-gr8.dtsi                       | 617 +----------
 arch/arm/boot/dts/sun5i-r8-chip.dts                    |   2 +-
 arch/arm/boot/dts/sun5i-r8.dtsi                        |  40 +-
 arch/arm/boot/dts/sun5i.dtsi                           | 292 ++++-
 arch/arm/boot/dts/sun8i-a23-a33.dtsi                   |   2 +-
 arch/arm/boot/dts/sunxi-reference-design-tablet.dtsi   |   2 +-
 13 files changed, 327 insertions(+), 855 deletions(-)

base-commit: 2a6e628efb37432a83bb42b00e3c403b1d8873dd
-- 
git-series 0.8.11

Back to linux.kernel | Previous | NextNext in thread | Find similar | Unroll thread


Thread

[PATCH 0/9] ARM: sun5i: Cleanup and reorganisation of the DTSI Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
  [PATCH 8/9] ARM: sun5i: r8: Merge common controllers into the common DTSI Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 8/9] ARM: sun5i: r8: Merge common controllers into the  common DTSI Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:30 +0100
  [PATCH 4/9] ARM: sun5i: Add UART2 pin group Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 4/9] ARM: sun5i: Add UART2 pin group Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:20 +0100
      Re: [PATCH 4/9] ARM: sun5i: Add UART2 pin group Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 21:20 +0100
  [PATCH 1/9] ARM: sun5i: A10s: Switch the EMAC pins indices Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 1/9] ARM: sun5i: A10s: Switch the EMAC pins indices Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:20 +0100
  [PATCH 2/9] ARM: sun5i: a10s: switch simple framebuffer indices Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 2/9] ARM: sun5i: a10s: switch simple framebuffer indices Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:20 +0100
  [PATCH 3/9] ARM: sunxi: Rename pwm0_pins to match our usual pattern Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 3/9] ARM: sunxi: Rename pwm0_pins to match our usual pattern Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:20 +0100
      Re: [PATCH 3/9] ARM: sunxi: Rename pwm0_pins to match our usual  pattern Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 21:20 +0100
  [PATCH 5/9] ARM: sun5i: Rename UART3 flow control pins Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 5/9] ARM: sun5i: Rename UART3 flow control pins Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:20 +0100
  [PATCH 6/9] ARM: sun5i: a13: Merge common controllers into the common DTSI Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 6/9] ARM: sun5i: a13: Merge common controllers into the  common DTSI Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:20 +0100
  [PATCH 7/9] ARM: sun5i: a10s: Merge common controllers into the common DTSI Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
  [PATCH 9/9] ARM: sun5i: gr8: Use common sun5i DTSI Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 08:10 +0100
    Re: [PATCH 9/9] ARM: sun5i: gr8: Use common sun5i DTSI Chen-Yu Tsai <wens@csie.org> - 2017-02-06 08:40 +0100
      Re: [PATCH 9/9] ARM: sun5i: gr8: Use common sun5i DTSI Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-02-06 21:20 +0100

csiph-web