Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1569022
| From | Linus Walleij <linus.walleij@linaro.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 11/22] ARM: dts: add top-level DT bindings for Cortina Gemini |
| Date | 2017-01-28 23:00 +0100 |
| Message-ID | <t4Jcm-6Pp-9@gated-at.bofh.it> (permalink) |
| References | <t2prs-IA-35@gated-at.bofh.it> <t2Tpw-2Be-23@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Mon, Jan 23, 2017 at 9:21 PM, Rob Herring <robh@kernel.org> wrote:
> On Sun, Jan 22, 2017 at 01:22:19PM +0100, Linus Walleij wrote:
>> This adds the top level SoC bindings for Cortina systems Gemini
>> platforms.
(...)
>> +- intcon: the root node must have an interrupt controller node pointing to
>
> intcon is just a source label and not meaningful for the binding.
OK
>> +Example:
>> +
>> +/ {
>> + interrupt-parent = <&intcon>;
>> +
>> + syscon: syscon@40000000 {
>
> This chip has no internal bus? Put all these nodes under a bus.
Are you thinking something of the form:
soc: soc {
#address-cells = <1>;
#size-cells = <1>;
ranges;
compatible = "simple-bus";
syscon: syscon@40000000 {
(...)
?
Yours,
Linus Walleij
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 11/22] ARM: dts: add top-level DT bindings for Cortina Gemini Linus Walleij <linus.walleij@linaro.org> - 2017-01-22 13:30 +0100
Re: [PATCH 11/22] ARM: dts: add top-level DT bindings for Cortina Gemini Rob Herring <robh@kernel.org> - 2017-01-23 21:30 +0100
Re: [PATCH 11/22] ARM: dts: add top-level DT bindings for Cortina Gemini Linus Walleij <linus.walleij@linaro.org> - 2017-01-28 23:00 +0100
Re: [PATCH 11/22] ARM: dts: add top-level DT bindings for Cortina Gemini Rob Herring <robh@kernel.org> - 2017-01-30 18:40 +0100
csiph-web