[PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table

Path	csiph.com!news.mixmin.net!aioe.org!bofh.it!news.nic.it!robomod
From	Mirza Krak <mirza.krak@gmail.com>
Newsgroups	linux.kernel
Subject	[PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table
Date	Thu, 27 Oct 2016 16:10:04 +0200
Message-ID	<swTxy-2VB-91@gated-at.bofh.it> (permalink)
References	<swTxx-2VB-59@gated-at.bofh.it>
X-Original-To	swarren@wwwdotorg.org, thierry.reding@gmail.com, jonathanh@nvidia.com
Dkim-Signature	v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Mq0AfSBaRdpFdqnNcROLGs+fZnvalmc2bZgy7UAef6w=; b=gNBUYQPEdPhVtrb+J7kqgf2pHpOJK8K1yhYObD3WU2XUyhNS6UInM8l81TVjE7I2V0 gJoN/Pnkkh2ShYc9o4jPPSFV1ulKizUFaQfmuCLzYSUfqOL5nrZexTljIPDUrj+JMJfb wKYUNxv9AdyLgBLm+G5qH89JxrYLg7kN2tLZsFfJCVVBjfAhv4FxyyZsn0dKVFzJITbo gcagVGap21BjOxFv6HIrETUKqiAYS6b3iVOw8QKARP8QfaiCIq62aRnpMrVppNrBG2MA WJWHnPGJVf2y5+WfM0xkjI+YSGWitwZHd1/xLnxjzeBrTSJiZDP1jyv98bEmw75fSlWb MNnw==
X-Google-Dkim-Signature	v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Mq0AfSBaRdpFdqnNcROLGs+fZnvalmc2bZgy7UAef6w=; b=dv4d1hv03gjOOKsByQC39muVGIxNrny+3w4LyDEVpD1Aa0BZvazXxFd2ZiLLiZAF7n cbfdyG618kw9UbYcIswk/LRimop858nRUVxCwEYEcmeJpqayTZW7Q2DpSE5lk3LXgwMO 9CaClTDBXkxlVC6sRlh5RfPPEt/xQ8ogiC7LyECecs6T6Fg0BGI+RV/svONrQEL54wQC Q07G3vgI4EtB6KQJxsCsO90qi9YSfEPmNLGfqfjAntB0Kr3bpvW1N1dDFxuNrtxWzuuc Ct1Tty0KPLj8+PeEB7fyU76B4ghX7uWN7/G5VxKaUptuz1OhjkH3OoPla47zJ8Yr5PVC fDbw==
X-Gm-Message-State	ABUngvcIv+nNjuIUZLj/6YTvueo/ohh0QTVTGDJtfd89GGtA1q5tKvTt8QjUlSTGJvCwmw==
X-Received	by 10.25.40.204 with SMTP id o195mr5493338lfo.160.1477576879876; Thu, 27 Oct 2016 07:01:19 -0700 (PDT)
X-Google-Original-From	Mirza Krak < mirza.krak@gmail.com >
X-Mailer	git-send-email 2.1.4
Sender	robomod@news.nic.it
List-ID	<linux-kernel.vger.kernel.org>
X-Mailing-List	linux-kernel@vger.kernel.org
Approved	robomod@news.nic.it
Lines	36
Organization	linux.* mail to news gateway
X-Original-Cc	gnurou@gmail.com, linux@armlinux.org.uk, pdeschrijver@nvidia.com, pgaikwad@nvidia.com, mturquette@baylibre.com, sboyd@codeaurora.org, robh+dt@kernel.org, mark.rutland@arm.com, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, Mirza Krak <mirza.krak@gmail.com>
X-Original-Date	Thu, 27 Oct 2016 16:01:07 +0200
X-Original-Message-ID	<1477576872-2665-2-git-send-email-mirza.krak@gmail.com>
X-Original-References	<1477576872-2665-1-git-send-email-mirza.krak@gmail.com>
X-Original-Sender	linux-kernel-owner@vger.kernel.org
Xref	csiph.com linux.kernel:1510228

Show key headers only | View raw

From: Mirza Krak <mirza.krak@gmail.com>

Add TEGRA20_CLK_NOR to init table and set default rate to 92 MHz which
is max rate.

The maximum rate value of 92 MHz is pulled from the downstream L4T
kernel.

Signed-off-by: Mirza Krak <mirza.krak@gmail.com>
Tested-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
Tested-on: Colibri T20/T30 on EvalBoard V3.x and GMI-Memory Board
---

Changes in v2:
- no changes

Changes in v3:
- Added comment in commit message where I got the maximum rates from.

 drivers/clk/tegra/clk-tegra20.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra20.c
index 837e5cb..13d3b5a 100644
--- a/drivers/clk/tegra/clk-tegra20.c
+++ b/drivers/clk/tegra/clk-tegra20.c
@@ -1047,6 +1047,7 @@ static struct tegra_clk_init_table init_table[] __initdata = {
 	{ TEGRA20_CLK_SDMMC3, TEGRA20_CLK_PLL_P, 48000000, 0 },
 	{ TEGRA20_CLK_SDMMC4, TEGRA20_CLK_PLL_P, 48000000, 0 },
 	{ TEGRA20_CLK_SPI, TEGRA20_CLK_PLL_P, 20000000, 0 },
+	{ TEGRA20_CLK_NOR, TEGRA20_CLK_PLL_P, 92000000, 0 },
 	{ TEGRA20_CLK_SBC1, TEGRA20_CLK_PLL_P, 100000000, 0 },
 	{ TEGRA20_CLK_SBC2, TEGRA20_CLK_PLL_P, 100000000, 0 },
 	{ TEGRA20_CLK_SBC3, TEGRA20_CLK_PLL_P, 100000000, 0 },
--
2.1.4

Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread

Thread

[PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table Mirza Krak <mirza.krak@gmail.com> - 2016-10-27 16:10 +0200
  Re: [PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table Jon Hunter <jonathanh@nvidia.com> - 2016-11-03 11:10 +0100
    Re: [PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table Mirza Krak <mirza.krak@gmail.com> - 2016-11-03 13:30 +0100
      Re: [PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table Mirza Krak <mirza.krak@gmail.com> - 2016-11-03 13:40 +0100
        Re: [PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table Jon Hunter <jonathanh@nvidia.com> - 2016-11-03 14:50 +0100
  Re: [PATCH V3 1/6] clk: tegra: add TEGRA20_CLK_NOR to init table Jon Hunter <jonathanh@nvidia.com> - 2016-11-03 14:50 +0100

csiph-web