Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1506190

Re: [PATCH 2/8] mtd: nand: add support for the TC58NVG2S0H chip

From Boris Brezillon <boris.brezillon@free-electrons.com>
Newsgroups linux.kernel
Subject Re: [PATCH 2/8] mtd: nand: add support for the TC58NVG2S0H chip
Date 2016-10-21 20:00 +0200
Message-ID <suMgT-so-3@gated-at.bofh.it> (permalink)
References <sugJX-50e-3@gated-at.bofh.it> <sugJY-50e-41@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On Thu, 20 Oct 2016 10:12:43 +0200
Maxime Ripard <maxime.ripard@free-electrons.com> wrote:

> From: Boris Brezillon <boris.brezillon@free-electrons.com>
> 
> Add the description of the Toshiba TC58NVG2S0H SLC nand to the nand_ids
> table so we can use the NAND ECC infos and the ONFI timings.
> 
> Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com>
> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>

Applied.

> ---
>  drivers/mtd/nand/nand_ids.c | 3 +++
>  1 file changed, 3 insertions(+), 0 deletions(-)
> 
> diff --git a/drivers/mtd/nand/nand_ids.c b/drivers/mtd/nand/nand_ids.c
> index 2af9869a115e..b3a332f37e14 100644
> --- a/drivers/mtd/nand/nand_ids.c
> +++ b/drivers/mtd/nand/nand_ids.c
> @@ -36,6 +36,9 @@ struct nand_flash_dev nand_flash_ids[] = {
>  	{"TC58NVG2S0F 4G 3.3V 8-bit",
>  		{ .id = {0x98, 0xdc, 0x90, 0x26, 0x76, 0x15, 0x01, 0x08} },
>  		  SZ_4K, SZ_512, SZ_256K, 0, 8, 224, NAND_ECC_INFO(4, SZ_512) },
> +	{"TC58NVG2S0H 4G 3.3V 8-bit",
> +		{ .id = {0x98, 0xdc, 0x90, 0x26, 0x76, 0x16, 0x08, 0x00} },
> +		  SZ_4K, SZ_512, SZ_256K, 0, 8, 256, NAND_ECC_INFO(8, SZ_512) },
>  	{"TC58NVG3S0F 8G 3.3V 8-bit",
>  		{ .id = {0x98, 0xd3, 0x90, 0x26, 0x76, 0x15, 0x02, 0x08} },
>  		  SZ_4K, SZ_1K, SZ_256K, 0, 8, 232, NAND_ECC_INFO(4, SZ_512) },

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH 0/8] ARM: gr8: Add support for the CHIP Pro Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
  [PATCH 3/8] ARM: gr8: Add the UART3 Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
    Re: [PATCH 3/8] ARM: gr8: Add the UART3 Chen-Yu Tsai <wens@csie.org> - 2016-10-20 16:10 +0200
      Re: [PATCH 3/8] ARM: gr8: Add the UART3 Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 19:10 +0200
  [PATCH 6/8] ARM: gr8: Add UART2 pins Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
    Re: [PATCH 6/8] ARM: gr8: Add UART2 pins Chen-Yu Tsai <wens@csie.org> - 2016-10-20 16:20 +0200
      Re: [PATCH 6/8] ARM: gr8: Add UART2 pins Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 19:10 +0200
  [PATCH 8/8] ARM: gr8: Add CHIP Pro support Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
    Re: [PATCH 8/8] ARM: gr8: Add CHIP Pro support Chen-Yu Tsai <wens@csie.org> - 2016-10-20 16:30 +0200
      Re: [PATCH 8/8] ARM: gr8: Add CHIP Pro support Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 19:10 +0200
  [PATCH 1/8] mtd: nand: sunxi: fix support for 512bytes ECC chunks Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
    Re: [PATCH 1/8] mtd: nand: sunxi: fix support for 512bytes ECC  chunks Boris Brezillon <boris.brezillon@free-electrons.com> - 2016-10-21 20:00 +0200
  [PATCH 2/8] mtd: nand: add support for the TC58NVG2S0H chip Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
    Re: [PATCH 2/8] mtd: nand: add support for the TC58NVG2S0H chip Boris Brezillon <boris.brezillon@free-electrons.com> - 2016-10-21 20:00 +0200
  [PATCH 4/8] ARM: gr8: Fix typo in the i2s mclk pin group Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
    Re: [PATCH 4/8] ARM: gr8: Fix typo in the i2s mclk pin group Chen-Yu Tsai <wens@csie.org> - 2016-10-20 16:10 +0200
      Re: [PATCH 4/8] ARM: gr8: Fix typo in the i2s mclk pin group Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 19:10 +0200

csiph-web