Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1488081

[PATCH v3 0/7] Patches for QCOM IPQ4019 clock driver

Show all headers | View raw

These patches are related to Qualcomm IPQ4019 GCC (Global Clock
Controller) driver code mainly adding the nodes for clock marked
as fixed in current IPQ4019 clock driver and support for multiple
CPU frequencies.

[V3]

   1. Addressed the review comments given in v2 patches.
   2. Replaced the do_div with normal division.
   3. Marked the PCNOC node as critical.
   4. Modified the frequency values for the recent change done
      in IPQ4019 bootloader.
   5. Changed the i2c node frequency table for 19.05 MHz clock.

[V2]

   1. Removed the fixed clock references and add the same as clock nodes
   with recalc_rate operation.
   2. Added all the supported cpu frequencies in frequency table.

Abhishek Sahu (7):
  clk: qcom: ipq4019: Added the clock nodes and operations for pll
  clk: qcom: ipq4019: Added the apss cpu pll divider clock node
  clk: qcom: ipq4019: Added the nodes for pcnoc
  clk: qcom: ipq4019: Added all the frequencies for apps cpu
  clk: qcom: ipq4019: corrected sdcc frequency and parent name
  clk: qcom: ipq4019: changed the frequency value for ddr pll
  clk: qcom: ipq4019: changed i2c freq table

 drivers/clk/qcom/gcc-ipq4019.c               | 489 +++++++++++++++++++++++++--
 include/dt-bindings/clock/qcom,gcc-ipq4019.h |  11 +
 2 files changed, 477 insertions(+), 23 deletions(-)

-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project

Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread

Thread

[PATCH v3 0/7] Patches for QCOM IPQ4019 clock driver Abhishek Sahu <absahu@codeaurora.org> - 2016-09-21 14:30 +0200
  [PATCH v3 5/7] clk: qcom: ipq4019: corrected sdcc frequency and parent name Abhishek Sahu <absahu@codeaurora.org> - 2016-09-21 14:30 +0200
  [PATCH v3 6/7] clk: qcom: ipq4019: changed the frequency value for ddr pll Abhishek Sahu <absahu@codeaurora.org> - 2016-09-21 14:30 +0200

csiph-web