Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1524172
| From | Mika Westerberg <mika.westerberg@linux.intel.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v2 1/1] mfd: intel-lpss: Try to enable Memory-Write-Invalidate |
| Date | 2016-11-17 10:10 +0100 |
| Message-ID | <sEqRI-756-29@gated-at.bofh.it> (permalink) |
| References | <sDJjH-3JZ-1@gated-at.bofh.it> |
| Organization | Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo |
On Tue, Nov 15, 2016 at 12:37:04PM +0200, Andy Shevchenko wrote: > Enable MWI mechanism if PCI bus master supports it. > > It might be potential benefit in some cases. Documentation [1] says that > standard Memory Write might supply more current data than in the CPU modified > cache line and "trashing a line in the cache may trash some data that is more > current that in the memory line". This allows to avoid potential retries and > other performance degradation issues on the bus. > > [1] PCI System Architecture, 4th edition, ISBN: 0-201-30974-2, pp.117-119. > > Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v2 1/1] mfd: intel-lpss: Try to enable Memory-Write-Invalidate Andy Shevchenko <andriy.shevchenko@linux.intel.com> - 2016-11-15 11:40 +0100 Re: [PATCH v2 1/1] mfd: intel-lpss: Try to enable Memory-Write-Invalidate Mika Westerberg <mika.westerberg@linux.intel.com> - 2016-11-17 10:10 +0100 Re: [PATCH v2 1/1] mfd: intel-lpss: Try to enable Memory-Write-Invalidate Lee Jones <lee.jones@linaro.org> - 2016-11-21 14:20 +0100
csiph-web