Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1467470
| From | Chanwoo Choi <cw00.choi@samsung.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 0/2] clk: samsung: exynos5420: Add clocks for CMU_CDREX domain |
| Date | 2016-08-22 10:50 +0200 |
| Message-ID | <s8T5D-3Zg-7@gated-at.bofh.it> (permalink) |
| Organization | linux.* mail to news gateway |
This patches add the clocks for CMU_CDREX (DRAM Express Controller)
that generates the clocks for DRAM and NoC (Network on Chip) bus clock.
[Result for clk_summary on exynos5422-odroidxu3 board]
fout_bpll 0 0 825000000 0 0
mout_bpll 0 0 825000000 0 0
mout_mclk_cdrex 0 0 825000000 0 0
dout_pclk_core_mem 0 0 206250000 0 0
dout_sclk_cdrex 0 0 825000000 0 0
dout_clk2x_phy0 0 0 825000000 0 0
dout_aclk_cdrex1 0 0 412500000 0 0
dout_pclk_cdrex 0 0 103125000 0 0
dout_cclk_drex0 0 0 412500000 0 0
Chanwoo Choi (2):
dt-bindings: Add the clock id for CMU_CDREX (DRAM Express Controller)
clk: samsung: exynos5420: Add clocks for CMU_CDREX domain
drivers/clk/samsung/clk-exynos5420.c | 35 ++++++++++++++++++++++++++++++++++
include/dt-bindings/clock/exynos5420.h | 11 ++++++++++-
2 files changed, 45 insertions(+), 1 deletion(-)
--
1.9.1
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
[PATCH 0/2] clk: samsung: exynos5420: Add clocks for CMU_CDREX domain Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-22 10:50 +0200 [PATCH 1/2] dt-bindings: Add the clock id for CMU_CDREX (DRAM Express Controller) Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-22 10:50 +0200 [PATCH 2/2] clk: samsung: exynos5420: Add clocks for CMU_CDREX domain Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-22 10:50 +0200 Re: [PATCH 0/2] clk: samsung: exynos5420: Add clocks for CMU_CDREX domain Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-22 14:10 +0200
csiph-web