Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1460284
| From | Rajendra Nayak <rnayak@codeaurora.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v2 00/10] clk: qcom: PLL updates |
| Date | 2016-08-11 10:50 +0200 |
| Message-ID | <s4TQB-1tP-7@gated-at.bofh.it> (permalink) |
| Organization | linux.* mail to news gateway |
Hi, This series adds some additional support to the clk-alpha-pll and the clk-pll drivers in preperation to add the CPU clock driver support on msm8996 Changes in v2: * Patch 1 to 6 are same as v1 post, added patches 7 to 10 Rajendra Nayak (8): clk: Fix inconsistencies in usage of data types clk: qcom: Add support for alpha pll hwfsm ops clk: qcom: Add support to initialize alpha plls clk: qcom: Add support for PLLs with alpha mode clk: qcom: Add support for PLLs with early output clk: qcom: Add support for PLLs supporting dynamic reprogramming clk: qcom: Add support to enable FSM mode for votable alpha PLLs clk: qcom: Add .is_enabled ops for clk-alpha-pll Taniya Das (2): clk: qcom: Cleanup some macro defs clk: qcom: Fix .set_rate to handle alpha PLLs w/wo dynamic update drivers/clk/clk.c | 4 +- drivers/clk/qcom/clk-alpha-pll.c | 235 ++++++++++++++++++++++++++++++++++----- drivers/clk/qcom/clk-alpha-pll.h | 17 +++ drivers/clk/qcom/clk-pll.c | 123 +++++++++++++++++--- drivers/clk/qcom/clk-pll.h | 12 +- drivers/clk/qcom/common.c | 29 +++++ drivers/clk/qcom/common.h | 2 + include/linux/clk-provider.h | 5 +- 8 files changed, 378 insertions(+), 49 deletions(-) -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
[PATCH v2 00/10] clk: qcom: PLL updates Rajendra Nayak <rnayak@codeaurora.org> - 2016-08-11 10:50 +0200
Re: [PATCH v2 00/10] clk: qcom: PLL updates Stephen Boyd <sboyd@codeaurora.org> - 2016-08-24 08:20 +0200
Re: [PATCH v2 00/10] clk: qcom: PLL updates Rajendra Nayak <rnayak@codeaurora.org> - 2016-08-25 11:20 +0200
csiph-web