Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1368680
| From | David Miller <davem@davemloft.net> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES |
| Date | 2016-03-31 22:50 +0200 |
| Message-ID | <riRHs-25a-7@gated-at.bofh.it> (permalink) |
| References | <rimX0-4NR-3@gated-at.bofh.it> <riQil-1co-5@gated-at.bofh.it> <riRxN-20c-27@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
From: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Date: Thu, 31 Mar 2016 22:37:35 +0200 > Hello, > > On Thu, 31 Mar 2016 15:15:47 -0400 (EDT), David Miller wrote: >> From: Jisheng Zhang <jszhang@marvell.com> >> Date: Wed, 30 Mar 2016 19:55:21 +0800 >> >> > The mvneta is also used in some Marvell berlin family SoCs which may >> > have 64bytes cacheline size. Replace the MVNETA_CPU_D_CACHE_LINE_SIZE >> > usage with L1_CACHE_BYTES. >> > >> > And since dma_alloc_coherent() is always cacheline size aligned, so >> > remove the align checks. >> > >> > Signed-off-by: Jisheng Zhang <jszhang@marvell.com> >> >> Applied. > > A new version of the patch was sent, which more rightfully uses > cache_line_size(), see: > > "[PATCH v2] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with cache_line_size" Sorry about that. Send me a realtive fixup patch if you like. Thanks.
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES Jisheng Zhang <jszhang@marvell.com> - 2016-03-30 14:00 +0200
Re: [PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES David Miller <davem@davemloft.net> - 2016-03-31 21:20 +0200
Re: [PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES Thomas Petazzoni <thomas.petazzoni@free-electrons.com> - 2016-03-31 22:40 +0200
Re: [PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES David Miller <davem@davemloft.net> - 2016-03-31 22:50 +0200
Re: [PATCH] net: mvneta: replace MVNETA_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES Jisheng Zhang <jszhang@marvell.com> - 2016-04-01 09:20 +0200
csiph-web