Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1436785
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [RFC PATCH 1/5] clk: sunxi: Add a driver for the PLL2 on A31/23/33 |
| Date | 2016-07-05 08:20 +0200 |
| Message-ID | <rRrS9-7vt-11@gated-at.bofh.it> (permalink) |
| References | <rOZQm-6yo-31@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
[Multipart message — attachments visible in raw view] - view raw
Hi, On Tue, Jun 28, 2016 at 06:13:21PM +0800, Icenowy Zheng wrote: > This is based on the PLL2 driver for A10/20. Thanks for this patch. However, as you might have seen, we're switching to a new clock code base, so it would be great if you could use that instead. http://lists.infradead.org/pipermail/linux-arm-kernel/2016-June/440077.html While we declared all the clocks for the H3, nothing really mandates that for the existing platforms we don't introduce a few clocks as they are needed. That will probably even smoothen the transition. Thanks, Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [RFC PATCH 1/5] clk: sunxi: Add a driver for the PLL2 on A31/23/33 Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-07-05 08:20 +0200
csiph-web