Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1348483

Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration and init

From Vikas Shivappa <vikas.shivappa@intel.com>
Newsgroups linux.kernel
Subject Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration and init
Date 2016-03-02 22:40 +0100
Message-ID <r8mEX-5rx-3@gated-at.bofh.it> (permalink)
References <r82dc-7Iy-3@gated-at.bofh.it> <r82dc-7Iy-1@gated-at.bofh.it> <r8a13-4SP-5@gated-at.bofh.it> <r8je3-2XE-9@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On Wed, 2 Mar 2016, Vikas Shivappa wrote:

>
>
> On Wed, 2 Mar 2016, Thomas Gleixner wrote:
>
>> Leaks mbm_local and mbm_total ....
>
> Will fix. Thanks for pointing out. I missed the ones which are done at the 
> next level of calls from the init. Will do a check on all the globals as 
> well.
>
> Vikas

Looks like the mbm_timers(declared in patch 06) is leaked in cqm_init , will fix 
that as well.

>
>> 
>>> +	}
>>>
>>>  	return ret;
>>>  }
>>> --
>>> 1.9.1
>>> 
>>> 
>> 
>

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration and init Vikas Shivappa <vikas.shivappa@linux.intel.com> - 2016-03-02 00:50 +0100
  Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration  and init Thomas Gleixner <tglx@linutronix.de> - 2016-03-02 09:10 +0100
    Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration  and init Vikas Shivappa <vikas.shivappa@intel.com> - 2016-03-02 19:00 +0100
      Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration  and init Vikas Shivappa <vikas.shivappa@intel.com> - 2016-03-02 22:40 +0100
  Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration and init Vikas Shivappa <vikas.shivappa@linux.intel.com> - 2016-03-03 01:00 +0100
    Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration  and init Thomas Gleixner <tglx@linutronix.de> - 2016-03-03 08:40 +0100
      Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration  and init Vikas Shivappa <vikas.shivappa@intel.com> - 2016-03-03 19:30 +0100
        Re: [PATCH 3/6] x86/mbm: Intel Memory B/W Monitoring enumeration  and init Thomas Gleixner <tglx@linutronix.de> - 2016-03-03 19:40 +0100

csiph-web