Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1348377

Re: [PATCH 2/2] devicetree: document NXP LPC1850 PINT irq controller binding

From Joachim Eastwood <manabian@gmail.com>
Newsgroups linux.kernel
Subject Re: [PATCH 2/2] devicetree: document NXP LPC1850 PINT irq controller binding
Date 2016-03-02 19:30 +0100
Message-ID <r8jH4-3o2-1@gated-at.bofh.it> (permalink)
References <r6cgF-1Uy-3@gated-at.bofh.it> <r6cgG-1Uy-11@gated-at.bofh.it> <r8jxo-3k9-15@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On 2 March 2016 at 19:13, Rob Herring <robh@kernel.org> wrote:
> On Thu, Feb 25, 2016 at 11:04:47PM +0100, Joachim Eastwood wrote:
>> Add binding documentation for NXP LPC1850 GPIO Pin Interrupt (PINT)
>> controller.
>>
>> Signed-off-by: Joachim Eastwood <manabian@gmail.com>
>> ---
>>  .../interrupt-controller/nxp,lpc1850-gpio-pint.txt | 22 ++++++++++++++++++++++
>>  1 file changed, 22 insertions(+)
>>  create mode 100644 Documentation/devicetree/bindings/interrupt-controller/nxp,lpc1850-gpio-pint.txt
>>
>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/nxp,lpc1850-gpio-pint.txt b/Documentation/devicetree/bindings/interrupt-controller/nxp,lpc1850-gpio-pint.txt
>> new file mode 100644
>> index 000000000000..dc43f187ebda
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/interrupt-controller/nxp,lpc1850-gpio-pint.txt
>> @@ -0,0 +1,22 @@
>> +NXP LPC18xx/43xx GPIO Pin Interrupt (PINT) controller
>> +
>> +Required properties:
>> +
>> +- compatible : should be "nxp,lpc1850-gpio-pint".
>> +- reg : Specifies base physical address and size of the registers.
>> +- interrupt-controller : Identifies the node as an interrupt controller
>> +- #interrupt-cells : Specifies the number of cells needed to encode an
>> +  interrupt source. The value shall be 2.
>> +- interrupts : Specifies the CPU interrupts the controller is connected to.
>
> How many (8?) and what's the ordering?

The PINT on has 8 interrupts, but this is device dependent. Up to 32
could be supported.

The order is also device dependent. The interrupts on PINT are merely
mapped onto the main interrupt controller.

I tried to keep the wording in the binding generic so it could support
the PINT on different devices. I'll update the text with some more
details.


regards,
Joachim Eastwood

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH 0/2] PINT irqchip driver for NXP LPC18xx family Joachim Eastwood <manabian@gmail.com> - 2016-02-25 23:10 +0100
  [PATCH 2/2] devicetree: document NXP LPC1850 PINT irq controller binding Joachim Eastwood <manabian@gmail.com> - 2016-02-25 23:10 +0100
    Re: [PATCH 2/2] devicetree: document NXP LPC1850 PINT irq controller  binding Rob Herring <robh@kernel.org> - 2016-03-02 19:20 +0100
      Re: [PATCH 2/2] devicetree: document NXP LPC1850 PINT irq controller binding Joachim Eastwood <manabian@gmail.com> - 2016-03-02 19:30 +0100
  [PATCH 1/2] irqchip: add lpc18xx gpio pin interrupt driver Joachim Eastwood <manabian@gmail.com> - 2016-02-25 23:10 +0100
    Re: [PATCH 1/2] irqchip: add lpc18xx gpio pin interrupt driver Thomas Gleixner <tglx@linutronix.de> - 2016-02-26 11:30 +0100
      Re: [PATCH 1/2] irqchip: add lpc18xx gpio pin interrupt driver Joachim Eastwood <manabian@gmail.com> - 2016-02-27 17:10 +0100

csiph-web